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Chapter 1
Introduction
This thesis is concerned with the improvement of the programming experience of today’s and
upcoming embedded systems in the multimedia and wireless communication domains. In
these domains, two main interrelated trends have made programming a daunting task for
embedded software developers. On the one hand, the underlying computing engines of
new embedded devices have evolved to become complex Systems-on-Chip (SoCs) that in-
tegrate several processors of different types as well as dedicated hardware accelerators.
These heterogeneous Multi-Processor Systems-on-Chip (MPSoCs) are nowadays common-
place in portable consumer electronics. On the other hand, the complexity of the software
being deployed on multimedia and wireless terminals keeps rising exponentially. This
software is no longer characterized by a single small application, but by a set of individ-
ually complex applications, each with constraints that have to be respected regardless of
the presence of other applications in the system. As a result, programmers have to imple-
ment applications with ever increasing requirements, on platforms with ever increasing
complexity. Additionally, they have to meet project schedules that shrink due to tight
time-to-market constraints. This situation has given rise to the software productivity gap.
This thesis aims at narrowing the gap, thereby improving the programming experience
of heterogeneous MPSoCs. To that end, a set of methodologies together with their under-
lying algorithms are proposed and evaluated. They are embedded in four different tool
flows in an integrated programming environment. The first two flows are solutions for
sequential and parallel programming of heterogeneous MPSoCs. The sequential flow pro-
vides support for parallelizing applications written using the C programming language,
offering a solution for existing legacy code bases. The parallel flow determines a map-
ping of an explicitly parallel application onto the target platform. It supports a parallel
programming language that describes applications in form of Process Networks (PNs). A
third flow, an extension of the parallel flow, is proposed that targets baseband processing
applications in the context of Software Defined Radio (SDR). This SDR flow includes means
to exploit potential hardware acceleration in the platform, without changing the original
application source code. A fourth and last tool flow is then presented that incorporates
the previous ones into a unified methodology for deploying multiple applications onto
heterogeneous MPSoCs. This multi-application flow helps the user to find a mapping for
a group of applications which ensures that each application meets its constraints. Each
tool flow is evaluated on Virtual Platforms (VPs), which mimic different characteristics of
state-of-the-art embedded MPSoCs. Multi-application and multi-tasking support in the
VPs is enabled by a novel resource manager.
This chapter is organized as follows. Section 1.1 gives an overview of the landscape
of today’s embedded systems. According to this landscape, Section 1.2 lists the require-
ments for a toolset aiming at narrowing the aforementioned software productivity gap.
Thereafter, the MAPS Framework, a proof of concept for such a toolset, is introduced in
Section 1.3. Finally, the contributions of this thesis are stated in Section 1.4. This chapter
ends with a summary and an outline of the rest of the thesis in Section 1.5.
1
2 Chapter 1. Introduction
1.1 Evolution and Trends in Embedded Systems
Today, embedded systems are much more widespread than other computing systems.
Already by 1997, the amount of embedded processors shipped equaled that of Personal
Computers (PC) at approximately 110 million units [103]. By the year 2000, twice as many
embedded processors were sold compared to PC processors. Recent reports show that the
number of PCs sold per year keeps decreasing, while the embedded processors market
continues to grow. As an example, the PC market had a negative growth of 18.9% between
years 2010 and 2011 in Western Europe [85]. During the same period, the wireless market
was foreseen to grow by 35.8% [52]. Today, it is fair to estimate that over 98% of the two
billion multiprocessor chips sold every year are integrated into embedded devices [81,116,
169]. This overwhelming growth, together with the myriad of challenges associated with
each embedded application niche, have motivated plenty of research.
Traditionally, an embedded system has been considered an electronic system with one
or several processors designed to perform a specific function within a larger system [273],
as opposed to mainstream desktop computing or High Performance Computing (HPC).
Over the last few years, however, the boundary between embedded and other computing
systems began to blur. Several systems, still considered embedded, started to outgrow the
traditional definition adding functionalities commonly associated to PCs. A prominent
example are today’s smartphones which often feature a fully-fledged Operating System
(OS) and thus are not restricted to a single specific function. Nonetheless, these systems
include components that are embedded in the traditional sense, like the baseband process-
ing subsystem in a smartphone. In the coming years, even such deeply specialized systems
will have to support a small set of applications to improve hardware reuse.
It is important to take a look into the hardware and software evolution that made
embedded systems what they are today. This will allow to get a grasp of the complexity
of the problem faced in this thesis.
1.1.1 Embedded Hardware
Embedded hardware has undergone a tremendous change. Some years ago it consisted
of a single processor, a small number of peripherals and some hardware accelerators.
Product differentiation was achieved by hardware, with Application-Specific Integrated Cir-
cuits (ASICs) designed with maximum performance as the primary goal. With advances
in technology, increased engineering costs made dedicated hardware solutions affordable
only for a few. Already in 2001, the International Technology Roadmap for Semiconductors
(ITRS) recognized the design cost as “the greatest threat to continuation of the semiconductor
roadmap” [116]. Beside the cost factor, shrinking project schedules, down to few months,
made it impossible to design products from scratch. Component reuse became the key
concept for reducing Non Recurring Engineering (NRE) costs and meeting project dead-
lines. In fact, the ITRS foresees an impressive reuse ratio of 98% by 2026 compared to
46% in 2009 [115]. This motivated the so-called Platform-based design paradigm [34, 215],
in use since the early 2000s. New design paradigms helped engineers to meet project
deadlines for a competitive time-to-market. However, wireless communications and mul-
timedia standards kept changing rapidly, so products had to be flexible to maximize the
time-in-market and therefore amortize NRE costs. This produced a migration to software-
dominated solutions, where previously hardwired functionalities were moved to pro-
grammable processors. With increasingly demanding applications, embedded processors
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Figure 1.1: SoC Trends: Predicted processor count in portable consumer electronics
designs (adapted from [115]).
faced the power wall, similar to what happended in desktop computing around the year
2000. As a result, the originally simple embedded hardware evolved into a complex mul-
tiprocessor platform.
Figure 1.1 shows the ITRS 2011 prediction for the number of Processing Elements (PEs)
that will be integrated in future portable consumer electronics SoCs. According to the
ITRS, platforms may contain over a thousand PEs by 2019. Although predictions are often
wrong, e.g., in 2005 the ITRS predicted a 15 GHz on-chip local clock by 2010, embedded
MPSoCs are already following this trend, though considerably more slowly. It is arguable
that this slowdown can be attributed to the lack of programming tools, considering that
recent examples have shown that the semiconductor integration is not the main issue.
Prominent examples are Intel’s Single-chip Cloud Computer (SCC) [107, 260] with 48 cores
and Tilera’s TILE-Gx100 [210] with 100 cores.
Within the application domain relevant to this work, the PEs in Figure 1.1 will not be of
the same type, as is the SCC and the TILE-Gx100 processors [137]. While a homogeneous
array offers advantages for devising programming methodologies, it cannot achieve the
energy efficiency required by battery-powered portable devices. When allowed by the
applications, some hardware components will expose just enough flexibility (e.g., in form
of a restricted instruction set). For that reason, domain and application specific processors
such as Digital Signal Processors (DSPs) and Application Specific Instruction-set Processors
(ASIPs) [111] will continue to be common in embedded systems [22, 127]. For high end
systems, e.g., for high data rate communication, using hardware accelerators will continue
to be unavoidable [234]. These accelerators will have a flexibility reduced to a small set
of hardware configuration parameters, without any software programmability. The work
in [279] illustrates the cost of flexibility in terms of energy efficiency for such systems.
To get an idea of the evolution of embedded platforms, consider the actual processor
counts of two commercial product families illustrated in Figure 1.2. The first curve (in solid
red) contains sample processors from the Open Multimedia Application Platform (OMAP)
family from Texas Instruments (TI) [245]. This family displays an initial slow increase in
the PE count from the early 2-processor OMAP1 to the first 3-processor OMAP3 SoCs.
Thereafter, the curve for the OMAP family features a steep increase. The OMAP5430,
available from the third quartal of 2012, contains already 14 PEs. It consists of a dual
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ARM Cortex-A15 MPCore (with 4 cores each), two ARM Cortex-M4, a graphic processor
(PowerVR), a C64x DSP, an Image/Video/Audio accelerator (IVA) and an image signal pro-
cessor. A similar trend can be observed in the Snapdragon family from Qualcomm [207].
The initial S1 SoC included a Central Processing Unit (CPU), a Hexagon DSP and an
Adreno Graphics Processing Unit (GPU). The latest S4 processor, announced for the end
of 2012, includes 11 PEs: a quad Krait Multicore, an Adreno 320 GPU, 3 Hexagon DSPs, a
multimedia processor, audio/video acceleration and an LTE modem.
The OMAP and Snapdragon families are typical examples of how hardware progresses
nowadays. Due to high NRE costs, new platforms will more often be an evolution of a
previous SoC rather than an entirely new design. In fact, the amount of new designs
stopped growing worldwide by 2005 and has since then decreased [61, 235].
1.1.2 Embedded Software
The tremendous change undergone by embedded hardware is overshadowed by the evo-
lution of embedded software. Advances in computing systems are produced by a combi-
nation of the technology push and the market pull. The former used to dominate advances
in the early times, where semiconductor companies produced faster processors and appli-
cations followed. Today, it is the market pull in form of end user application demands that
drives advances. This phenomenon was true for the PC industry in the late 1990s [269],
and is even stronger in the embedded domain, due to its inherent application-specific
nature. The embedded hardware advances described in Section 1.1.1 can therefore be
explained in part by the software evolution.
In the past, embedded software consisted of simple routines within a single control
loop that were often programmed in assembly. Current embedded devices run much
more complex applications such as video conferencing and voice recognition (see for ex-
ample [127]). Additionally, the recent trend towards software-defined communication
platforms suddenly increased the amount of software in wireless embedded devices.
Such baseband SDR applications have stringent real-time requirements that make them
extremely difficult to program.
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This impressive change in the kinds of applications that run on embedded devices has
been driven by the market pull, where software requirements double every ten months [68].
Increasing requirements translate into an exponential growth in application complexity,
measured in Operations Per Second (OPS). This trend is shown in Figure 1.3 for applica-
tions from the domains of interest for this thesis. The complexity of baseband algorithms
increases at an impressive rate of an order of magnitude every five years [259], with a
similar trend displayed by multimedia algorithms [61, 158, 284]. Protocols, baseband and
multimedia processing account for above 60% of the power and over 90% of the available
performance in a 3G phone [259].
Today, the software complexity situation is aggravated by the presence of multiple
applications. Since embedded platforms are no longer meant to serve a single applica-
tion, programmers have to ensure that every application meets its constraints in a multi-
application environment. In current platforms, such as the Snapdragon S4, different appli-
cation classes are by design mapped to different hardware subsytems: Modem, Multimedia
and Multicore (for general applications) [207]. It is arguable that this separation in hard-
ware is a consequence of the lack of multi-application-aware programming tools that ease
the design-time verification effort. Note that a more aggressive resource sharing leads to
smaller, more energy-efficient platforms.
With hardware differentiation becoming unaffordable as discussed in Section 1.1.1,
software is the key product differentiator today. That is the reason why software develop-
ers outnumber hardware designers [179] and also why software aspects account for 80%
of the design costs [114]. It is therefore not surprising that today, among all design tools,
the compiler and the debugger are the most important for embedded designers [188].
Surprisingly, there is no true programming support for heterogeneous MPSoCs.
1.1.3 Design Gaps
The complexity of both embedded hardware and software has given rise to several design
gaps, illustrated in Figure 1.4. On the one hand, hardware designers are not able to
exploit all the transistors that can be potentially put into a chip by technology. This trait
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grows bigger over the years and is denoted as the hardware productivity gap. On the other
hand, the software productivity gap describes the fact that engineers are not able to keep
pace with increasing software requirements. As shown in Figure 1.4, the software gap
enlarges at a higher pace than the hardware gap. This phenomenon can be observed in
recent design reports from semiconductor companies. As an example, the hardware and
software complexity increase in television sets from 1992 to 2004 was of 43x and 900x
respectively [213]. Similarly, according to [212], the hardware of a 4G modem will be 500
times more complex than that of a 2G modem, whereas the software complexity increase
will be of 10000x as shown in Figure 1.3.
Design gaps have been in the semiconductor industry for decades, driving innovation
in the Electronic Design Automation (EDA) community. The hardware gap, for instance,
would be several orders of magnitude bigger if it were not for Hardware Design Language
(HDL) compilers. Recent design methodologies and tools, known collectively under the
term Electronic System Level (ESL), continue to improve productivity and have contributed
to narrow the gaps. According to the ITRS, hardware-oriented methodologies would have
reduced design costs from 900 to 18 million USD by 2005 [113]. Examples of ESL tools
include processor designer kits from Architecture Description Languages (ADLs) [239, 242],
customizable processor templates [243] and Virtual Platforms (VPs) [237].
The software gap, however, has not been addressed that intensively by today ESL
tools [170, 171]. This is especially critical since software has become a dominant design
aspect as discussed in Section 1.1.2. As a consequence of this lack of efficient programming
tools, today only 13% of large software projects are finished on time [213]. This need for a
software productivity boost is what motivates this thesis.
1.2 Tool Flow Requirements: Closing the SW Gap
The discussion in the previous section made clear that embedded software has become
a bottleneck for most designs. In fact, improving programming of parallel architectures
is the matter of the next two major items in the ITRS agenda for the coming five years,
namely “concurrent software compiler” and “heterogeneous parallel processing” [114]. There
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are many aspects to consider when attempting to close the software productivity gap,
including programming, testing, verification and debugging. This section identifies con-
crete requirements for an ideal programming methodology that is up to the challenge in
the multimedia and baseband domains.
A generic MPSoC programming flow is shown in Figure 1.5. In this idealized flow,
a compiler takes as input a set of applications with their constraints and produces bi-
nary images that can be executed on the target platform. The architecture model is an
explicit input to the compiler, which implies that the compiler is retargetable, at least to
some extent. This allows a single compiler to be used across different generations of a
given MPSoC. Apart from the binary images, the compiler also exports a configuration
database intended for the runtime system. This database contains configurations for dif-
ferent runtime situations or scenarios, where a scenario describes a particular combination
of applications running simultaneously. The compiler must ensure that the constraints
of each application are respected for every possible scenario. The feedback arrow at the
bottom of the figure suggests that the user can modify the applications after observing its
behavior, in the same way it is done in a traditional compilation flow.
The programming flow in Figure 1.5 shares similarities with the well-known Y-chart
approach [135] used in the system synthesis community. Notice however that there is no
feedback to the architecture in the flow. This is because, as discussed in Section 1.1.1, with
increasing hardware production costs, it will become less common to optimize a complete
MPSoC for a given application or application set. This would only become feasible by
a breakthrough in platform design methodologies and production techniques. Since it is
unlikely for this breakthrough to happen in the next decade, a fixed platform is assumed
in the rest of this thesis.
Not every programming flow with the structure shown in Figure 1.5 will effectively
help to close the software gap. There are several general and practical considerations that
have to be taken into account, as discussed in the following.
Applications and Constraints: The MPSoC compiler must support and understand
applications of different classes (hard, soft and non real-time). Besides time constraints,
it should be possible to specify resource constraints, allowing the programmer to fix a
resource type for a given task.
Programming Model: Abstraction is one of the best ways of improving productivity, for
which the programming flow must support high-level languages. However, notwithstand-
ing how appealing new parallel programming models are for MPSoCs, a compiler must
support sequential legacy code, since C remains the most widespread language in the em-
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bedded domain [71]. For the same reason, new Domain Specific Languages (DSLs) should be
close to C to ensure acceptability and an easy code migration path. The language should
avoid having calls to specific Application Programming Interfaces (APIs), e.g., the POSIX
threads (Pthreads) API [190, 227] or the Message Passing Interface (MPI) [225]. These calls
would reduce code portability, and hence software reuse. Implicit parallel programming
languages [174] would therefore be preferred.
MPSoC Compiler: As expected from a compiler, functionally correct code generation is
its foremost requirement. In the presence of non functional constraints, e.g., real-time, the
compiler should provide guarantees, in terms of whether or not the constraints are met,
or with which degree of certainty they will be. As a second requirement, the compiler
should generate efficient code. In traditional compilers, two main metrics have been used
to measure efficiency, namely performance and code size. In this context, efficient execution
refers to providing just enough performance to meet the constraints while minimizing the
energy consumption, thereby optimizing the battery lifetime. Additionally, the MPSoC
compiler must be equipped with methodologies that retrieve the performance that is typ-
ically lost when raising the programming abstraction level. This is specially challenging
for high end systems which make heavy use of hardware acceleration. In such cases, a
traditional compilation approach would ignore the accelerators and produce inefficient
code. Most of this thesis contributions consist of new methodologies and algorithms whose
aim is to produce code that executes efficiently on a target MPSoC.
Runtime-awareness: With an architecture-agnostic programming model, the compiler
must be aware of the runtime support or even generate the runtime for bare-metal systems.
Such Hardware-dependent Software (HdS) component is one of the most error-prone, thus,
automatic HdS generation would greatly contribute to increase productivity.
Target Architectures: This work is concerned with architectures for multimedia and
baseband processing. These architectures do not follow the regular mesh approach of
the aforementioned Intel’s SCC or Tilera’s TILE-Gx100, but are more irregular in terms of
processing elements, interconnect and memory architectures.
Some sample MPSoC templates are shown in Figure 1.6. A generic abstract model can
be seen in Figure 1.6a, with several processors of different types, i.e., Reduced Instruction
Set Computers (RISCs), DSPs, ASIPs and Very Large Instruction Word (VLIW) processors.
Two more specific templates are illustrated in Figure 1.6b–c for multimedia and baseband
processing respectively. The multimedia template is a simplified view of TI’s Keystone ar-
chitecture [244], whereas the baseband template is inspired by BlueWonder’s BWC200 [65].
These architectures represent new challenges for the tool flow in Figure 1.5 since both the
processors and the communication architecture are heterogeneous. The template in Fig-
ure 1.6b has a memory hierarchy and hardware support for communication, e.g., Direct
Memory Access (DMA) peripherals and hardware queues. All elements are interconnected
by a Network on Chip (NoC) that enables symmetric communication among the VLIW
DSPs. The template in Figure 1.6c is a data streaming architecture with dedicated com-
munication links for data streaming and a control bus for small control messages. This
platform features asymmetric data communication among units, for the sake of energy
efficiency.
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Keystone [244]). c) MPSoC for baseband processing (see BWC200 [65]).
ESL Environment: A flawless collaboration of several tools is required to improve the
overall programming experience. An MPSoC programming flow must therefore be well
integrated with other ESL tools, including frameworks for performance estimation and
virtual platforms for software simulation, analysis and debugging.
1.3 MAPS: A Framework for MPSoC Programming
This thesis has been developed within a project that attempts to fulfill the requirements
presented in Section 1.2. The outcome of this project is the so-called MPSoC Application
Programming Studio (MAPS) [45, 46, 161]. Although most of the methodologies and algo-
rithms in this thesis are not bound to any specific framework, it is important to briefly
introduce the MAPS project to better place some of the contributions of this work.
MAPS started as a framework for semi-automatic parallelism extraction from sequen-
tial legacy code [45]. The goal was to help programmers parallelize legacy C code appli-
cations for the relatively new multi-processor platforms of 2007. Later on, with dataflow
programming models gaining momentum in the DSP community [226], MAPS was ex-
tended to support a programming model based on the Kahn Process Networks (KPN) [125]
Model of Computation (MoC). The parallel language evolved from a rudimentary pragma-
based approach, briefly introduced in [161], into what is now called the C for Process
Networks (CPN) [222]. With this language, MAPS aimed at providing a smooth software
migration path for algorithm designers, who are used to write specifications as block dia-
grams. Being a C-based language, CPN offers a steep learning curve for C programmers.
Finally, around the year 2010, initial design considerations were made in order to analyze
multiple applications at design time.
From the beginning, MAPS followed a holistic approach, covering programming mod-
els, simulation (see [47]), performance estimation, code profiling, code analysis, opti-
mization and code generation. With usability as one of its main priorities, MAPS tools
were all made accessible from an Integrated Development Environment (IDE) based on
Eclipse [69]. From the IDE, the user can steer the whole software development process
and interact with it.
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Figure 1.7: Simplified view of the MAPS framework with focus on the tool flows of
this thesis: sequential, parallel, SDR and multi-application.
1.4 Contributions of this Thesis
Having introduced MAPS, it is now easier to precisely state the contributions of this thesis.
They are better understood from the simplified view of today’s MAPS framework shown
in Figure 1.7. In this view, MAPS is presented as a set of four programming flows, three
for single applications and one for multiple applications. For the sake of clarity, the single
application flows are subdivided into three phases: frontend, middle-end and backend. As
in traditional compilers, the frontend’s task is to produce an abstract representation of the
application with rich information to be used in the analysis and optimization phase that
takes place in the middle-end. The backend is the phase where a new representation of the
input application is generated, usually, in a form that is closer to the target architecture.
Major contributions are to be found in the middle-end phases and in the multi-application
flow itself. This thesis contributes to the state-of-the-art in the following ways:
Sequential Flow: The sequential flow follows a semi-automatic approach for applica-
tion parallelization. The parallelized version may use the CPN programming model and
can be later fed to the parallel flow. In this thesis, new analysis and partitioning algo-
rithms are proposed that complement the existing graph-based clustering algorithms of
the middle-end. A new algorithm is proposed that explicitly seeks for known parallelism
patterns in the source code (see [41]). This thesis also contributes to the overall sequen-
tial flow by adding a backend infrastructure and improving the frontend. Previously,
MAPS had no backend since code generation was taken over by the compiler of the so-
called Tightly Coupled Thread (TCT) MPSoC [258], which was the initial target of the MAPS
framework. To extend the applicability of this flow to other architectures, a new backend
infrastructure is introduced. It produces a parallel representation of the application using
Pthreads and MPI APIs. The frontend was migrated from the LANCE compiler [160] to
the Low Level Virtual Machine (LLVM) compiler infrastructure [150]. With this migration,
support for the ANSI C99 standard was added and the robustness of the frontend was
improved.
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Parallel Flow: The parallel flow determines a mapping of a KPN application onto the
target platform. This flow has been entirely created within the context of this thesis,
except for the CPN compiler frontend. A new tracing framework within the frontend
is proposed that gathers information from KPN applications. In the middle-end, several
new heuristics were devised for mapping and scheduling KPNs, based on the tracing
information (see [37, 42, 43]). A backend infrastructure for heterogeneous MPSoCs with
a runtime manager was also created. The infrastructure targets virtual platforms, and
includes generation of debugging scripts (see [38]).
SDR Flow: This thesis presents a new methodology and a tool flow for demanding
applications that require hardware acceleration or optimized software routines. Available
routines and accelerators are known to the tool via platform-specific libraries (see right-
hand side of Figure 1.7). In this way, the application code remains portable while retaining
the efficiency that would otherwise be lost if a traditional compilation flow is used. The
tool flow is applied to applications in the SDR domain (see [39, 40]).
Multi-application Flow: The last tool flow proposed in this thesis provides support for
multiple applications (see [37, 43]). It uses several mapping results from the parallel flow
(or SDR flow) for each single application. The scenario analysis phase uses these results
to help the user to define a mapping for a set of applications, so that each application in
the group meets its constraints.
Runtime Manager: The previous contributions address software optimization for the
target MPSoC. Notice however that the efficiency of the runtime system on the target
greatly influences the execution time of a parallel implementation, and hence limits the
possibilities of the software optimizer. This thesis therefore proposes an ASIP for lightweight
task management in heterogeneous MPSoCs called OSIP – Operating System application spe-
cific Instruction-set Processor (see [44]).
1.5 Synopsis and Outline
This chapter explained the process that made embedded systems what they are today. It
showed how programming tools lag behind the rapid software and hardware evolution,
opening the software productivity gap. The chapter then listed several aspects that would
contribute to narrow the gap and described how they are handled in the MAPS framework.
Finally, the main contributions of this thesis were introduced.
The remainder of this thesis is organized as follows. First, a formal definition of the
problem and background knowledge are presented in Chapter 2. Chapter 3 discusses
the previous work along the contributions of this thesis. The OSIP runtime manager and
its system-level model are described in Chapter 4. The sequential, parallel, SDR and
multi-application flows are presented in Chapters 5–8 respectively. Finally, conclusions
are drawn and an outlook is given in Chapter 9.
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Chapter 2
Background and Problem Definition
The previous chapter motivated and gave an intuitive description of the problem of map-
ping multiple applications onto heterogeneous MPSoCs. Three sub-problems were identi-
fied, corresponding to three different application types and tool flows: sequential, parallel
and SDR. Each of these problems is broad enough to allow for different formulations, in-
terpretations and solutions. To avoid ambiguity, this chapter presents a formal description
of the main problem and its sub-problems. The notation and the definitions introduced in
this chapter are used throughout this thesis.
This chapter is organized as follows. Section 2.1 presents a motivational design that
serves as running example in this thesis. Basic terminology and notation is introduced in
Section 2.2. The multi-application mapping problem and its sub-problems are treated in
Sections 2.3–2.6. The chapter ends with a summary in Section 2.7.
2.1 Motivational Example
Consider the problem setup illustrated in Figure 2.1, in which an embedded software
engineer is asked to implement several applications on a heterogeneous MPSoC. Together
with these applications, the input specification also provides a list of use cases or scenarios.
Each use case consist of a list of applications that may run simultaneously, e.g., JPEG and
LP-AF in the figure. The designer must then ensure that every use case executes on the
target platform without violating any of the constraints.
The applications in Figure 2.1 are real-life applications, which are used later in the case
studies of this thesis. They are specified in different formats and have different constraints.
The following four applications are used for test purposes:
Low-Pass Audio Filter (LP-AF): This is a C implementation of a low pass stereo audio
filter in the frequency domain. It reads an input audio signal, transforms it into the
frequency domain and applies a digital Finite Impulse Response (FIR) filter. The application
must produce filtered samples every 83 ms for a rate of 192 kbit/s.
JPEG Image Encoding/Decoding: This is a best-effort KPN implementation of the Joint
Photographic Experts Group (JPEG) encoding and decoding standard [266].
MJPEG Video Decoder: This is a KPN implementation of Motion JPEG (MJPEG), which
requires a minimum frame-rate of 10 frames-per-second.
MIMO-OFDM Transceiver: This is a generic algorithmic specification of a Multiple-
Input Multiple-Output (MIMO) Orthogonal Frequency-Division Multiplexing (OFDM) digital
wireless transceiver [177]. The specification includes a path latency constraint of 180 µs.
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Figure 2.1: Motivational example.
Today, provided with this input specification, a designer would follow a manual solution
approach, due to the lack of automatic tools. He would start by implementing every single
application individually and tuning its performance. Only after studying the behavior of
every single application, a designer can start making multi-application design decisions.
The following items describe a typical design process.
1. LP-AF (C application): A designer would first look for the best-suited processor to
run the application on, which may include code optimizations. If the constraints
are not met, the code must be parallelized and mapped to the platform. Several
iterations may be required to finally meet the constraints.
2. JPEG (KPN application): For an already parallel application, the designer would
start by analyzing and profiling the processes to identify bottlenecks. Typically,
after obtaining an initial mapping of the application, several iterations are needed to
maximize application performance.
3. MJPEG (KPN application): For this real-time application, instead of maximizing
performance, different mappings must be explored until the constraints are met.
4. MIMO-OFDM (algorithmic application): An algorithmic description, e.g., in MAT-
LAB, must be first understood in order to identify potential hardware acceleration
or DSP routines. Algorithmic blocks that are not directly supported by the plat-
form must be then implemented, e.g., in assembly or C. Once an implementation is
available, the design is similar to that of MJPEG.
5. Multi-applications: With available single-application implementations, every use
case must be analyzed individually. If the constraints are violated, the designer
must understand the reasons and modify the mapping of some of the applications
accordingly. Usually, the configuration of less critical applications is modified first.
For example, the best performing mapping of JPEG may block resources that are
needed by the LP-AF application.
The steps above represent time-consuming trial-and-error tasks, e.g., application un-
derstanding, re-coding, debugging, profiling, simulation and testing. The steps change
depending on the application type, which motivated the introduction of different tool
flows. These intuitive steps underpin the problem definitions given in this chapter and
the semi-automatic solutions proposed in this thesis.
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2.2 Preliminaries
Before introducing the formal problem definition, this section introduces the fundamentals
of mapping and scheduling, basic concepts of source code performance estimation and the
notation used throughout this thesis.
2.2.1 Mapping and Scheduling
Mapping and scheduling are recurring terms in this thesis. It is therefore important to
first intuitively understand the differences between these two processes.
Consider an application composed of several tasks to be executed on an MPSoC.
Scheduling refers to the process of deciding at which time instant a given task is to be run
on a given PE. In static scheduling, the time instants are decided at design time, whereas in
dynamic scheduling, they are decided at runtime. The latter is implemented by scheduling
policies, which are used during program execution to arbitrate resource sharing. Examples
of such policies include First-Come First-Served (FCFS) and priority-based scheduling. In
the latter, a numerical value is assigned to every computation. At runtime, the scheduler
selects the computation that is ready to execute and has the highest value. In FCFS, in
turn, the scheduler executes the computations in the order they were issued.
Mapping refers to the process of assigning a PE to a task. In static or fixed mapping the
allocation of PEs to tasks is performed at design time, whereas in dynamic mapping, tasks
are dispatched to PEs at runtime according to a mapping policy. Examples of mapping
policies include Round-Robin (RR) and Earliest Finishing Time (EFT). In a RR mapper
the PEs are selected in a circular fashion, usually for the purposes of load balancing. In
EFT, the dispatcher assigns the PE to the task that would execute it the earliest. The
mapping and scheduling processes can be either coupled or decoupled. A decoupled
mapper dispatches tasks to local schedulers, which then decide when to execute the task.
A fixed mapping strategy is an example of such an approach. In a coupled process, both
the where (mapping) and the when (scheduling) are decided jointly. The EFT mapper is
an example of a coupled process. Therefore, if not expressed explicitly, the term mapping
refers to mapping and scheduling.
Figure 2.2 shows an example to illustrate the mapping and scheduling concepts in-
troduced here. For the sake of clarity, a simple model is used in which an application
is represented as a Directed Acyclic Graph (DAG), shown in Figure 2.2a. In the graph,
nodes represent tasks and arrows represent precedence constraints, i.e., tasks T2 and T4
can only execute after T1 has finished. The colored bars attached to the nodes represent
the execution time of each task on each processor type (RISC and DSP). In this example,
the communication cost is ignored. Figure 2.2b and Figure 2.2c show the results of the
mapping and scheduling process for different configurations in a Gantt Chart, where the
time is plotted on the horizontal axis and the PEs on the vertical axis. Dotted lines are
used to mark the total application execution time, often denoted makespan. Figure 2.2b
shows possible results of a fixed mapping approach for the two different scheduling poli-
cies mentioned earlier. In both configurations, tasks T1, T2 and T4 are mapped to the
RISC and tasks T3 and T5 to the DSP. It is assumed that after task T1 finishes, the FCFS
scheduler selects task T4 before T2. The priority-based scheduler, in turn, selects T2 due
to its priority. The results of a dynamic mapping approach are shown in Figure 2.2c. In
the RR example, it is assumed that the mapper assigns tasks to PEs in a strict order, even
if they are busy. It is further assumed that the first assignment is T1 to DSP. Following
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Figure 2.2: Mapping and scheduling for the DAG problem. a) Sample application.
b) Fixed mapping. c) Dynamic mapping.
the same order used for FCFS, the next assignments are T4 to RISC, T2 to DSP, T3 to RISC
and T5 to DSP. The EFT mapper, instead, assigns a task to the PE that reports the earliest
finishing time. As a result, T4 is assigned to the DSP and T2 to the RISC. This example
shows how important the runtime configuration is for reducing the application makespan.
In general the problem of determining a static schedule for a DAG that minimizes
the makespan on limited resources is NP-Complete [256]. Several heuristics have been
therefore proposed to solve it, with a comprehensive survey in [146]. The parallel code
problem introduced in Section 2.5 is in general more complex than the DAG problem.
There are other flavors of the mapping and scheduling processes which lie in between
static and dynamic. For example, in Quasi Static Scheduling (QSS) several static schedules
are computed for a single application. At runtime, different static scheduling configura-
tions are switched depending on some execution conditions or scenarios (see for exam-
ple [90]). More generally, in Quasi Dynamic Mapping (QDM), several configurations are
computed at design time which are switched dynamically at runtime. Each configuration
may describe either a static or a dynamic mapping and scheduling. This is the approach
followed in the multi-application problem.
2.2.2 Sequential Code Performance Estimation
In the DAG example in Figure 2.2, the timing information of the tasks was assumed to
be known. It is represented by colored bars with a length that expresses the sequential
execution time of each one of the tasks on each of the two different processor types. It
is clear that without this information it would be impossible to obtain the Gantt Charts
shown in Figure 2.2. In the multi-application problem, such information is not assumed to
be known, but has to be determined by means of sequential code performance estimation.
Performance estimation is orthogonal to the problems addressed in this thesis. It
is however very relevant both for the quality of the results and the applicability of the
framework. While inaccurate estimates may invalidate the results, very accurate ones may
be an overkill in early design phases. In order to account for different use cases, the
following methods for source code performance estimation can be used:
• Annotation-based: This is an approach in which the programmer manually specifies
the time of a given task on every given processor type.
• Table-based: Table-based performance estimation is a profiling technique based on
source instrumentation. It lowers the code to elementary operations and retrieve
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their cost from a table, e.g., µ-Profiler [129]. This approach is not very accurate
for non-scalar architectures and cannot model complex operations such as multiply-
accumulate or Single Instruction Multiple Data (SIMD). Additionally, it cannot model
performance variations introduced by backend optimizations of the target compiler.
• Emulation-based: Emulation-based approaches mimic the effects of the target com-
piler, thereby providing better support for irregular architectures. In this thesis, the
Totalprof [83] emulation-based profiler is used.
• Simulation-based: This approach uses Instruction Set Simulators (ISSs) to estimate
time for different PEs. This method does not require compiler emulation since the
ISSs directly run target binary code. This thesis uses the ISSs from Synopsys PA [237]
and generated with Synopsys PD [239].
• Measurement-based: This method estimates performance by using measurements
from the target MPSoC. This method is potentially the most accurate, but requires
the actual board which may not be available in early design phases or may not be
accessible to all software developers. Due to its intrusive nature, measurement-based
estimates may deviate from real application timing.
2.2.3 Notation
Throughout this thesis, the following conventions are used:
• Scalars are represented by lower case letters in normal type (a, b, c).
• Sets, tuples and sequences are represented by capital letters in normal type (A, B,C).
Sometimes, more than one letter is used so that it is easier to recognize the concept
that is referred to, e.g., PE could represent a processing element.
• Families of sets are denoted by capital letters in calligraphic type. The same notation
is also sometimes used for sets of tuples, in order to distinguish the set name from
its elements’ names. For example, the set of all processing elements is denoted PE .
The power set of set A is represented by ℘ (A).
• Functions are represented by Greek letters (α, β,γ). For the sake of readability, some
functions are given full names. This eases reading through the pseudocode of some
algorithms. I(α) denotes the image of a function α.
• Usually the context in which an entity (e.g., variable, set and tuple) is contained
is given in superscript. Subscripts are used to represent count or to identify an
element within a collection. As example, if SOC denotes a given hardware platform,
the tuple PESOCi represents the i-th PE of the platform SOC. This convention is
sometimes ignored if the context is obvious.
2.3 Multi-application Problem
This section provides a definition of the multi-application problem which is more precise
than the intuitive description given in Chapter 1. Before formally stating the problem in
Section 2.3.2, several fundamental definitions are given in Section 2.3.1.
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2.3.1 Definitions
The multi-application problem in Figure 1.5 involves an architecture, a set of applications
and a set of constraints. Its solution is a runtime configuration data base that specifies
how applications are to be run depending on the execution scenario. These concepts are
formalized in the following sections.
2.3.1.1 Architecture
A heterogeneous MPSoC is composed of processing elements of different types, storage el-
ements, peripherals and interconnect. This section defines the elements which are relevant
to the multi-application mapping problem and introduces their models.
Definition 2.1. A processor type (PT) stands for a processor architecture that is instanti-
ated, possibly multiple times, in the MPSoC. It is not only distinguished by its Instruction
Set Architecture (ISA), but also by its timing and power characteristics. It can be associated
with the reference name of the processor core, e.g., ARM926EJ-S or TI C64x+.
A processor type is modeled as a triple PT = (CMPT, XPT,VPT). CMPT is an abstract
cost model that can be seen as set of functions that associate a numerical value with an
application. Examples of these values are execution time and energy consumption. XPT
is a set of attributes that give extra information about the core and its supporting runtime
system. The attributes model application independent costs, e.g., penalties for a cache
misses or boot-up time. The attribute xPTcs ∈ X
PT is the amount of time required to perform
a context switch. The attribute xPTtasks ∈ X
PT models the maximum amount of tasks that
can share this type of resource. VPT is a set of variables VPT = {v1, . . . , vn}, where vi is
defined over a domain DPTvi . Processor variables as well as other variables defined in this
chapter are used to model free parameters that are to be set by the mapping process. For
example, the variable vPTSP ∈ V
PT represents the scheduling policy used by the processor.
The domain of this variable describes the policies supported by the processor type, e.g.,
priority-based or round-robin. The set of all processor types in the MPSoC is denoted PT .
Definition 2.2. A processing element (PE) is an instance of a given processor type and
thus inherits its cost model, attributes and variables. The set of all PEs in the MPSoC is
denoted PE = {PE1, PE2, . . . , PEnPE}. For convenience, let PE
v
i be the i-th PE of type v,
PEvi ∈ PE , v ∈ PT . Additionally, let PE
v denote the set of all PEs of type v. Consequently,
PE = ⊔v∈PT PE
v, with ⊔ being the disjoint union.
Definition 2.3. A communication resource (CR) refers to hardware modules that can be
used to implement communication among application tasks. Shared and local memories
as well as hardware communication queues are examples of CRs. A CR is modeled as a
pair of attributes that describe hardware properties, CR = (xCRMEM, x
CR
CH). The amount of
memory of the CR is modeled by the attribute xCRMEM, whereas x
CR
CH models the amount of
logical communication channels that can be mapped to the CR.
Definition 2.4. A communication primitive (CP) represents software APIs that can be
used to communicate among application tasks in the target platform. It is modeled as
a 4-tuple CP = (PEi, PEj, S ⊆ CR, CM
CP) that expresses how a task in PEi can com-
municate with a task in PEj, where i = j is allowed. It further expresses that the actual
communication uses a subset S of the resources of the platform. This allows to represent
a wider range of software communication means, e.g., Inter-Processor Communication (IPC)
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over more than one resource. It is possible to distinguish communication means imple-
mented differently over the same resource, e.g., lock-less queues, semaphore-protected
queues and queues with packaging over a single shared memory. CMCP is a cost model
of the communication primitive that consists of functions that associate communication
volume with a numerical value. An example of such a function, denoted ζCP : N → N,
associates a cost in terms of time with any amount of bytes to be transmitted. The set of
all CPs in an MPSoC is denoted by CP .
Definition 2.5. A platform graph (SOC) is a multigraph SOC = (PE , E) that represents
the target platform. E is a multiset over PE ×PE that contains an element eij = (PEi, PEj)
for every CP ∈ CP . For convenience, let CPij denote the communication primitive associ-
ated with edge eij.
2.3.1.2 Applications
Applications are the second main input to the flow in Figure 1.5. This section introduces
an abstract model that allows to formulate the multi-application problem in a general way.
Definition 2.6. An application (A) is a triple A = (MA,VA,KA). MA is an abstract model
of the application. Depending on the model, three application types can be distinguished:
sequential, parallel and SDR. VA is a set of application variables that are given a value
within a domain after the mapping process. KA is a set of constraints defined on VA. De-
pending on the constraints, three application classes can be distinguished: hard real-time,
soft real-time and non real-time (or best-effort). Hard real-time applications must fulfill
every single deadline, whereas an average analysis suffices for soft real-time applications.
The distinction between hard and soft real-time serves to configure the runtime system,
so that more critical applications are given preference. The set of all applications in the
multi-application problem is denoted by A.
Application variables are used to define constraints and measure the quality of the
mapping results. The exact semantics of the variables varies with the application type.
During the analysis phases, models are extended by adding variables that help to steer
the mapping process. Variables can express more than timing characteristics. They can
be used to enforce mapping constraints among other constraints as discussed in Sec-
tion 2.3.1.4.
In this thesis, hard and soft real-time applications are defined as in the wider context
of real-time systems [139], where the compiler is expected to guarantee at design time that
the system will react within the specified time, provided a load characterization (or load
hypothesis). As with traditional C programming, it is up to the user to ensure that both the
application specification and the input stimuli lead to a high coverage. Additionally, with
no assumptions on the target hardware, the tool flows presented in this thesis cannot claim
strong guarantees due to the various sources of timing unpredictability [250]. Finally, this
thesis is not concerned with other aspects that are typically associated with real-time
systems, such as failure models and error recovery.
Application variables allow to model the single-application problem as a general Con-
straint Satisfaction Problem (CSP) [254]. Consider an application A = (MA,VA,KA) with
application variables VA = {v1, . . . , vn}, where each variable vj is defined over a domain
DAvj . A constraint K
A
i ∈ K
A is a pair (Si ⊆ V
A, Ri), with Si = {v1, . . . , vm} a subset of appli-
cation variables and Ri an m-ary relation (m = |Si|) on ×v∈Si D
A
v . The result of a mapping
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process can be seen as an evaluation of the application variables ε : VA →
⋃n
l=1 D
A
vl
, with
∀vl ∈ V
A, ε(vl) ∈ D
A
vl
. That is, it assigns a value to every variable in its respective domain.
A result satisfies a constraint KAi = (Si = {v1, . . . , vm}, Ri) ∈ K
A if the variable evaluation
belongs to the region defined by Ri, i.e., (ε(v1), . . . , ε(vm)) ∈ Ri. Consider as an example
the five-task application model in Figure 2.2. Suppose that the variable set consists of the
time stamps at which each task finishes its execution VA = {t1, . . . , t5}, with D
A
ti
= N for
every variable. A timing constraint kti for each task is then represented as (V
A, R), with
R = {(v1, . . . , v5) ∈ N
5, vi ≤ k
t
i , i ∈ {1, . . . , 5}}.
The CSP described above is accompanied by a single-objective optimization problem
that serves to finally select a solution among all feasible ones. Depending on the appli-
cation class, a different objective is minimized: the application makespan for best-effort
applications and the resource usage for real-time applications.
Application models partition the set A into a sequential subset (Aseq), a parallel subset
(Akpn) and an SDR subset (Asdr), so that A = Aseq ⊔ Akpn ⊔ Asdr. Similarly, application
constraints partition the set into subsets of hard real-time applications (Ahrt), soft real-time
applications (Asrt) and non real-time applications (Anrt).
How applications are expected to interact during runtime is specified in the form of a
multi-app description as shown in Figure 1.7. This description can be specified in form of
a graph or a set of use cases, as follows.
Definition 2.7. An application concurrency graph (ACG) is an edge-weighted graph
ACG = (A, EACG,WACG). An edge eij = (Ai, Aj) ∈ E
ACG ⊆ A × A indicates that ap-
plications Ai and Aj may run simultaneously. The weights on the edges, W
ACG(e), serve
to mark that certain combinations of applications are more important than others.
Definition 2.8. A use case (UC) represents a set of applications that can run concurrently.
It is modeled as a pair UC = (SUC, pUC) where SUC ⊂ A is the set of applications and pUC
is a weighting factor. As with edge weights in the ACG, this factor is used to mark which
use cases are more important for the user. It can be thought as the probability that the
applications in SUC actually run simultaneously. For convenience, the notation A ∈ UC is
used to represent that A ∈ SUC,UC = (SUC, pUC).
Note that any fully connected subgraph of the ACG, i.e., any clique, determines a use
case. Worst-case multi-application scenarios are determined by the maximal cliques of the
graph. Let UCG = (SUC ⊂ A, EUC ⊆ EACG,WUC ⊆ WACG) be a subgraph of the ACG, so
that SUC is a clique. In this case, the weight of the use case is defined as
pUC =
∏
e∈EUC
WUC(e) (2.1)
Definition 2.9. An application concurrency set (ACS) provides an alternative representa-
tion to the ACG, where all use cases are explicitly defined in a set ACS = {UC1, . . . ,UCn}.
A graph representation provides a compact way to represent applications’ interaction.
However, a graph representation does not offer enough control to represent a given list
of multi-application scenarios. Consider the case of three applications, where any combi-
nation of two applications is allowed. A graph representation would inevitably include a
spurious use case with the three applications in it, since the graph is fully connected itself.
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2.3.1.3 Performance Estimation Functions
As mentioned in Section 2.2.2, performance estimation plays an important role in the
mapping process. Timing information for both source code and for data communication
is needed. The timing estimators are modeled as functions within the cost model of
processor types and communication primitives. In this thesis, time is measured in terms
of cycles of the platform’s main clock. Therefore, the cost models of resources that use a
different clock have to be scaled accordingly. In this way, the costs are independent of the
specific frequency used in the platform, which may be variable.
Consider an application A = (MA,VA,KA) to be executed on an SOC = (PE , E),
with processor types PT = {PT1, . . . , PTn}, PTi = (CM
PTi , XPTi ,VPTi) and communica-
tion primitives CP = {CPij,CPij = (PEi, PEj, S, CM
CPij)}.
Definition 2.10. Communication cost estimation is the process of estimating the amount
of time needed to transfer data by using a given primitive CPij. The cost is modeled by a
function ζCPij ∈ CMCPij , ζCPij : N → N. The function is parameterized by three constants:
offset, start and stair. The offset is a constant overhead in terms of clock cycles that models
time spent in synchronization and initialization. The start parameter models bytes that
can be transferred during the initialization phase. The stair parameter is a pair of values
that determines how the time increases as a function of the transferred bytes. Let the stair
be described as (s1, s2), the communication cost for b bytes is defined by:
ζCPij(b) =
{
o f f set if b < start
o f f set+ s2 · ⌈(b− start+ 1)/s1⌉ otherwise
(2.2)
Definition 2.11. Source code performance estimation is the process of estimating the
amount of time needed for a given computation executing on a given processor type
PTi. This is also modeled by functions {ζ
PTi
1 , . . . , ζ
PTi
l } ⊆ CM
PTi , where each function is
defined as ζ
PTi
j : S ⊆ M
A → N. As an example, let S = {T1, . . . , T5} for the application
in Figure 2.2a. The execution time of the i-th task for the two different processors can then
be expressed as ζPT1(Ti) and ζ
PT2(Ti).
Compared to communication cost estimation, source code performance estimation is
a more intricate process. Any of the techniques described in Section 2.2.2 can be used for
this purpose. The exact definition of the functions ζPTij depends on the application type
(sequential, parallel or SDR).
2.3.1.4 Constraints
Consider an application A = (MA,VA,KA) to be executed on an SOC = (PE , E). Re-
call that KAi = (Si ⊆ V
A, Ri), with variable v ∈ Si defined over a domain D
A
v . Several
constraint types are allowed, defined by the nature of v and DAv .
Definition 2.12. Timing constraints are defined over application variables that relate to
timing. Depending on the application model, these variables could represent application
makespan, task finishing times, etc. Since time is measured in terms of clock cycles, these
variables are defined over the natural numbers, i.e., DAv ⊂ N.
Definition 2.13. Processing constraints are defined over the platform computing resources.
They allow to constrain the mapping process, so that tasks are only mapped to a given
subset of the PEs, i.e., DAv ⊂ PE , or a given processor type u, i.e., D
A
v = PE
u
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Definition 2.14. Memory constraints are defined over the platform communication re-
sources. They allow to constrain the whole memory requirements of the application and
the individual memory requirements of communication channels. For these constraints,
DAv ⊂ N.
2.3.1.5 Runtime Configuration
For an application A = (MA,VA,KA) and platform SOC = (PE , E) a configuration
describes the results of the mapping process. More formally, let Sproc ⊂ MA denote
the model elements that relate to processing (e.g., tasks in the example in Figure 2.2a).
Similarly, let Scomm ⊂ MA denote the elements that relate to communication (e.g., edges
in Figure 2.2a).
Definition 2.15. A runtime configuration (RCA) is a triple RCA = (µp, µc, µa) of func-
tions. The mapping of processing to PEs is specified by µp : Sproc ⊂ MA → PE . The
mapping of application communication channels is defined by µc : Scomm ⊂ MA → E .
Finally, the function µa is a mapping of platform variables and application variables to
their corresponding domains, i.e., ∀PEPTi ∈ I(µp), ∀v ∈ V
PT, µa(v) ∈ DPTv , similarly,
∀v ∈ VA, µa(v) ∈ DAv . In other words, µa fixes the runtime configuration for all process-
ing elements (e.g., scheduling policy) and remaining free variables of the application (e.g.,
tasks’ finishing time and memory consumption). A set of runtime configurations for a
given application A is denoted RCA.
Definition 2.16. A runtime configuration is valid if the following conditions are met:
1. Application constraint satisfaction: As mentioned before, a mapping can be seen
as an evaluation of the application variables, ε : VA →
⋃n
l=1 D
A
vl
. The application
constraints are satisfied if
∀KAi = (Si = {v1, . . . , vm}, Ri) ∈ K
A, (ε(v1), . . . , ε(vm)) ∈ Ri (2.3)
2. Platform constraint satisfaction: The assignment must not violate the attributes pro-
vided by the platform resources. For example, memory allocation on communica-
tion primitives must not exceed the maximum memory available in the CR, nor the
amount of logical channels (xCRMEM, x
CR
CH in Definition 2.3).
3. Logical validity: For every application communication channel C ∈ Scomm, with
producer task src(C) ∈ Sproc and consumer dst(C) ∈ Sproc, it must hold:
src(µc(Ci)) = µp(src(C)) ∧ dst(µc(Ci)) = µp(dst(C)) (2.4)
The last condition ensures that tasks that communicate with each other run on proces-
sors that can communicate. As mentioned in Section 2.3.1.2, from all valid configurations
the single application flows would select the one that minimizes the makespan (for best-
effort) or the resource usage (for real-time).
Definition 2.17. A use case runtime configuration (RCUC) is a set of runtime configura-
tions. Given a use case UC = (SUC = {A1, . . . , An}, p
UC), RCUC = {RCA1 , . . . , RCAn}. A
RCUC is valid if each RCAi ∈ RCUC is valid and if they are jointly valid, i.e., the validity
is not violated by mapping all applications in the UC to the platform.
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Figure 2.3: Phases in a traditional uni-processor compilation flow.
2.3.2 Problem Statement
With the previous definitions it is now possible to state the multi-application problem.
Definition 2.18. Multi-application problem: Given an application set A, a graph ACG =
(A, EACG,WACG) (or a set ACS) and a target platform model SOC = (PE , E), find a valid
use case runtime configuration RCUCi for every use case UCi ∈ ACS.
As can be inferred from this definition, solving the multi-application problem is a
challenging task. It is therefore divided into sub-problems that first address single ap-
plication problems. A logical division arises from the different application models. The
sequential problem for A ∈ Aseq is stated in Section 2.4, the parallel problem for A ∈ Akpn
in Section 2.5 and the SDR problem for A ∈ Asdr in Section 2.6.
2.4 Sequential Code Problem
As mentioned in Section 2.1, a possible approach for mapping a sequential application
(A ∈ Aseq) consist in selecting the a PE on which the application meets the constraints.
An automatic flow following this approach would have two disadvantages. First, it would
fail if no PE can run the application within its time constraint. Second, it would not profit
from the parallel computing power of the target MPSoC.
The sequential problem is therefore addressed as a parallelism extraction problem
from a sequential C program. Once a parallel specification is obtained, it becomes a
parallel mapping problem. Before formally stating the problem, the next section gives
background knowledge on compiler technology and parallelism extraction.
2.4.1 Compilers and Parallelism Extraction
A compiler is typically divided into three phases: The frontend, the middle-end and the
backend [3, 182]. The frontend checks for the lexical, syntactic and semantic correctness of
the application. The main data structure delivered by the frontend is the so-called Abstract
Syntax Tree (AST). An AST is a structured representation of the application according to the
syntax of the underlying programming language. It is used for program analysis and for
code selection in the backend phase of the compiler. ASTs provide a language-independent
abstraction of the application known as Intermediate Representation (IR). The middle-end
performs different analyses on the IR that enable target-independent optimizations that
mainly aim at improving the performance of the generated code. Two data structures are
key for the optimizations in the middle-end, namely the Control Flow Graph (CFG) and the
Data Flow Graph (DFG). Finally, the backend produces target binary code.
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4M(c)
1: int b[N];
2: int A[4][N];
3: int c[4];
4:
5: void foo() {
6:   int i,j,s;
7:
8:   b[0] = f1();
9:   for (i = 1; i < N; i++)
10:     f2(&b[i-1], &b[i], 
               &A[i%4][0]);
11:
12:  s = b[0]; b[0] = 0;
13:  for (i = 0; i < 4*M;
             i++) {
14:    j = i % 4;
15:    f3(s, &A[j][0]);
16:    c[j] = f4(&A[j][0]);
17:    if (j == 3)
18:      s += sum(&c[0]);
19: }}
a) b[0] = f1();
f2(&b[i-1], &b[i], 
    &A[i%4][0]);
f3(s, &A[j][0]);
c[j] = f4(&A[j][0]);
s += sum(&c[0]);
1
1
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Figure 2.4: Sequential code problem. a) Original C code. b) Control and data flow
representation.c) Timing information. d) Two possible mappings.
For the purpose of parallelism extraction, the compiler phases perform conceptually
the same tasks but at a different, coarser level. Therefore, this section introduces some
compiler concepts that are needed to obtain an application model (MA) that is suitable
for parallelism extraction. A more comprehensive treatment of compilers can be found
in [3, 182].
2.4.1.1 Intuitive Presentation
Consider the sample application presented in Figure 2.4a. Suppose that the call to func-
tion f2 does not modify the contents of array A, so that the first and the second loops are
independent. Notice also that in the second loop, the variable s is only updated every
four iterations. Based on these observations it is possible to represent the application as
the abstract graph shown in Figure 2.4b, where some details were omitted for the sake
of clarity. In the graph, solid lines represent control flow induced by the sequential spec-
ification, and dashed lines represent data dependencies. Control edges are annotated with
the amount of times each node follows its predecessor in an execution of the application.
Besides the edge count, data edges are annotated with the variable that produced the de-
pendency. In the case of loops, an additional dependency distance is annotated after the
colon. The distance represents the amount of iterations between a write to and a read
from a variable. From this graph, it follows that after f1 returns, both loops can execute
in parallel. Furthermore, every four iterations of the functions f3 and f4 can be run in
parallel as well. This graph now exposes the parallelism that was originally hidden in the
application. Now assume a platform with two different processor types and the execution
times represented by colored bars in Figure 2.4c. With this platform information, two pos-
sible schedules are shown in Figure 2.4d. In the schedules it is assumed that N=4 and M=4.
The upper schedule exploits all the parallelism exposed by the application. However, it
is not necessarily better than the second schedule, which produces the same application
makespan while only using three PEs.
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This example shows the main steps needed to address the sequential problem. The
steps will be further discussed in the following sections. (1) Obtain a graph representation
of the application that displays all kinds of dependencies (see Sections 2.4.1.2–2.4.1.4). (2)
Discover hidden parallelism in the graph (see Section 2.4.1.5). (3) Finally, select a parallel
specification that better suits the target platform (see Section 2.4.1.6).
2.4.1.2 Control Flow Analysis
The example in Figure 2.4 intuitively introduced the concept of the control flow of a pro-
gram. The following definitions formalize the concepts.
Definition 2.19. An intermediate representation (IRA) of an application is a pair IRA =
(SAstmt, S
A
f ), where S
A
stmt = {s
A
1 , . . . , s
A
n } is the set of all IR-statements. IR-statements are
a Three-Address Code (3AC) representation of the original source code statements. SAf =
{ f A1 , . . . , f
A
m } is the set of all functions defined in the application. Each function f ∈ S
A
f
maps to a subset of statement S
f A
stmt ⊂ S
A
stmt.
A compiler typically groups statements into Basic Blocks (BBs), which are basic analysis
elements in compiler theory.
Definition 2.20. A basic block (BBA) of an application A is a maximal sequence of consec-
utive IR-statements BBA = (sBB
A
1 , . . . , s
BBA
n ) in which flow of control enters at the begin-
ning and leaves at the end without halt or possibility of branching except at the end [3].
The first statement, sBB
A
1 , is called the leader of the basic block. The set of all basic blocks
in a function f A is denoted by BB f
A
and in an application A by BBA.
Control statements create control dependencies which can be represented as a control
flow graph. More formally,
Definition 2.21. A control dependence (δc): BB2 is control dependent on BB1, denoted
BB1 δ
c BB2, if its execution depends on the execution of BB1.
Definition 2.22. A control flow graph (CFG f
A
) of a function f A ∈ SAf is a directed graph
CFG f
A
= (BB f
A
, E
f A
c ) in which there is a control edge eij = (BB
A
i , BB
A
j ) ∈ E
f A
c = BB
f A ×
BB f
A
if BBAi δ
c BBAj . For a node BB
A ∈ BB f
A
, succ(BBA) and pred(BBA) are the sets of
direct successors and predecessors in the graph.
In order to find regions in a CFG, the concepts of dominance and postdominance are
important. Given two nodes n1, n2 ∈ BB
f A , it is said that n1 dominates n2, denoted
n1 dom n2, if every control path that reaches n2 from the start node must go through
n1. Similarly, the node n2 postdominates n1, denoted n2 pdom n1, if every control path
starting from n1 and ending in the end node must go through n2.
2.4.1.3 Data Flow Analysis
Data Flow Analysis (DFA) serves to gather information at different program points, e.g.,
about available defined variables (reaching definitions) or about variables that will be used
later in the control flow (liveness analysis). For the purpose of parallelism extraction, it is
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crucial to know where data is produced and used. Only with this information it is possible
to insert correct communication statements if a portion of the application is offloaded to a
different PE. It also serves to know if it is beneficial at all to parallelize a computation. In
the example in Figure 2.4b the backward edge to function f2 prevents the first loop of the
program to be parallelized (see the Gantt Charts in Figure 2.4c). The following definitions
serve to obtain a graph representation of a function, similar to the one in Figure 2.4b.
Definition 2.23. A data dependence (δ f , δo, δa) between two statements sA1 , s
A
2 indicates
that sA2 cannot be executed before s
A
1 . There are three different kinds of dependencies:
• Read After Write (RAW, also true/flow dependence): Statements sA1 and s
A
2 are RAW-
dependent, denoted sA1 δ
f sA2 , if s
A
1 writes a resource that s
A
2 reads thereafter.
• Write After Write (WAW, also output dependence): Statements sA1 and s
A
2 are WAW-
dependent (sA1 δ
o sA2 ) if s
A
2 modifies a resource that was previously modified by s
A
1 .
• Write After Read (WAR, also anti-dependence): Statements sA1 and s
A
2 are WAR-dependent
(sA1 δ
a sA2 ) if s
A
2 modifies a resource that was previously read by s
A
1 .
Definition 2.24. A data flow graph (DFG f
A
) of a function f A ∈ SAf is a directed multigraph
DFG f
A
= (S
f A
stmt, E
f A
d ) where S
f A
stmt is the set of statements of the function and E
f A
d is a
multiset on S
f A
stmt × S
f A
stmt. There is a data edge eij = (s
A
i , s
A
j ) ∈ E
f A
d if s
A
i δ
f ,o,asAj . Edges
may be labeled by the kind of dependency they represent.
Definition 2.25. A control-data flow graph (CDFG f
A
) of a function f A ∈ SAf is an anno-
tated directed multigraph CDFG f
A
= (BB f
A
, E
f A
c ∪ E
f A∗
d , varsize) where E
f A∗
d is the set of
data flow edges E
f A
d summarized at the basic block level. varsize : E
f A∗
d → N is a function
that returns the size in bytes of the data type associated with the variable that caused the
data flow edge1.
For the C language, the problem of determining all data dependencies statically at
compile time is NP-complete and in some cases undecidable. This is due to the use
of pointers [104] and indexes to data structures that can only be resolved at runtime.
For this reason, dependencies are sometimes tracked at runtime to get less conservative
data dependency edges, allowing a more aggressive parallelism extraction. This kind of
analysis is known as dynamic DFA and is employed in the MAPS framework.
2.4.1.4 Inter-procedural Analysis and Profiling
Until now, there is a fairly compact representation of functions within an application.
However, parallelism extraction requires a wider analysis scope, often regarded as Whole
Program Analysis (WPA). WPA is usually enabled by means of a Call Graph (CG) that
expresses how functions are called to make up an application.
In addition to widening the scope of the analysis, parallelism extraction requires pro-
filing information. Note that the total time spent in a basic block depends not only on its
1 In this thesis, it is assumed that the size of data types does not depend on the processor type the code
is compiled to run on. In reality, the actual size depends on the individual target compilers.
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IR-statements, but also on the amount of times the basic block was executed. Similarly,
the total amount of data that has to be transmitted due to a data edge, depends not only
on the data type, but also on the amount of times the data was actually produced and
used. As an example, consider the information annotated to the edges in the example in
Figure 2.4b. The CG and the profiling concepts are formalized in the following.
Definition 2.26. A call graph (CGA) of an application A ∈ Aseq is a directed multigraph
CGA = (SAf , E
A
cg, S
A
stmt, σ
A). EAcg is a multiset of edges over S
A
f × S
A
f , where eij = ( f
A
i , f
A
j ) ∈
EAcg expresses that function f
A
i calls f
A
j . S
A
stmt is the set of all statements in the application
(recall Definition 2.19). Finally, the function σA associates every edge with a call site, i.e.,
the exact statement that calls the function. It is therefore defined as σA : EAcg → S
A
stmt.
Naturally, σA(eij) ∈ S
f Ai
stmt.
Definition 2.27. A sequential application element set (SEA) is a set that contains all ele-
ments of a sequential application. An application element can be a statement, a basic block,
a control edge, a data edge or a function. Let EAc =
⋃
f A∈SA
f
E
f A
c and E
A
d =
⋃
f A∈SA
f
E
f A∗
d be
the sets of all control and data edges in the application. The set of all elements is defined
as SEA = SAstmt ∪ BB
A ∪ EAc ∪ E
A
d ∪ S
A
f ∪ E
A
cg.
Definition 2.28. A sequential profile (πA) of an application A ∈ Aseq is a function πA :
SEA → N that returns the amount of times a given application element was executed
during a profiling run.
Recall the general definition of an application A = (MA,VA,KA) in Definition 2.6.
With the definitions presented in this section, it is now possible to formally define the
application model used in the sequential code problem.
Definition 2.29. A sequential application model (MA) for an application A ∈ Aseq is a
triple MA = (SEA,CGA,πA). Let the notation e ∈ MA refer to e ∈ SEA.
Recall the source code performance estimation functions in Definition 2.11, ζ
PTi
j : S ⊆
MA → N for processor type PTi. It is now possible to refine this general definition into
ζ
PTi
j : S
A
stmt ∪BB
A ∪ SAf → N, where the index j refers to the different means for obtaining
the estimate (see Section 2.2.2). In particular, the table-based performance estimation can
be represented by a function ζ
PTi
tb : S
A
stmt → N. The static cost of a basic block BB
A can be
then computed as ζ
PTi,st
tb (BB
A) =
∑
sA∈BBA ζ
PTi
tb (s
A). By using the profiling information,
it is also possible to compute the dynamic cost of a basic block BBA as ζ
PTi,dy
tb (BB
A) =
πA(BBA) · ζPTi,sttb (BB
A). Similarly, the estimation of the total time spent in a function
f A, can be computed as ζ
PTi,dy
tb ( f
A) =
∑
BBA∈BB f
A ζ
PTi,dy
tb (BB
A). The average cost, per
function call, can be also easily computed as ζ
PTi,dy
tb ( f
A)/πA( f A). With this simple model,
it is possible to obtain the execution times that were assumed given in the example in
Figure 2.4c.
2.4.1.5 Forms of Parallelism
The sequential application model provides the information that is needed to extract paral-
lelism. There are different kinds of parallelism that can be hidden in an application. While
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Figure 2.5: Forms of parallelism. Different tasks (T1, T2,... Tn), their corresponding
input data set (DS) and output results (R) are represented with different
colors. a) TLP. b) DLP. c) PLP.
a traditional compiler focuses on exploiting Instruction Level Parallelism (ILP), parallelism
extraction for MPSoCs happens at a coarser level. The most prominent types of coarse
parallelism are illustrated in Figure 2.5 and are described in the following.
• Task (or functional) Level Parallelism (TLP): In TLP, a computation is divided into mul-
tiple tasks that operate in parallel on different data sets, as illustrated in Figure 2.5a.
Tasks may have dependencies to each other, but once a task has its data ready, it can
execute in parallel with the already running tasks in the system. The DAG example
in Figure 2.2 exposes TLP. This kind of parallelism is a form of Multiple Instruction
Multiple Data (MIMD) [82].
• Data Level Parallelism (DLP): In DLP, a computation is replicated into several equal
tasks that operate in parallel on different data sets, as illustrated in Figure 2.5b. This
kind of parallelism can be seen as a generalization of SIMD [82].
• Pipeline Level Parallelism (PLP): In PLP, a computation is broken into a sequence of
tasks which are repeated for different data sets as shown in Figure 2.5c. This kind of
parallelism can be seen as a generalization of software pipelining [148].
A parallelism extractor should be aware of the different forms of coarse-grained paral-
lelism. It should decide which parallelism form or which combination of parallel patterns
to exploit. Consider the motivational example in Figure 2.4. The sequential application
can be divided into two tasks, the first one containing the functions f1 and f2, and the
second one the functions f3, f4 and sum. These two tasks are an example of a TLP par-
tition of the original application. The second task can be partitioned as well, with two
possibilities shown in Figure 2.4d, being both an example of DLP.
2.4.1.6 Parallelism Extraction
Given a sequential application model MA = (SEA,CGA,πA) where functions are mod-
eled as graphs (e.g., CDFG f
A
), parallelism extraction is usually implemented by means of
graph clustering or graph partitioning. A good introduction to the graph clustering terminol-
ogy and a survey of graph clustering methods can be found in [217]. Two good examples
of graph clustering algorithms are METIS [147] and MCL [261]. Fundamental data cluster-
ing techniques are surveyed in [118]. This section only focuses on the definitions needed
for the problem statement.
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Definition 2.30. A clustering of a graph G = (V, E) is a collection of non-empty sets
CG = {C1, . . . ,Ck} such that
⋃k
i=1 Ci = V. An element Ci ∈ C
G is called a cluster. Each
subset Ci ∈ C
G has a corresponding induced subgraph Gi = (Ci, Ei), with Ei = {e = (u, v) ∈
E, u, v ∈ Ci}.
Definition 2.31. A partition of a graph G = (V, E) is a clustering CG = {C1, . . . ,Ck} where
the sets Ci ∈ C
G are pairwise disjoint, i.e., ∀i, j, i 6= j, (Ci ∩ Cj = ∅).
Definition 2.32. A hierarchical clustering/partition of a graph G = (V, E) is a finite or-
dered list of clusterings/partitions (CG1 , . . . , C
G
l ) where each C
G
i+1, 1 ≤ i < l can be obtained
by joining elements of CGi .
Definition 2.33. A partitioned graph of a graph G = (V, E) and partition CG is a graph
G′ = (V′, E′). There is a node v′i ∈ V
′ for every set Ci ∈ C
G, and there is an edge
e′ij = (v
′
i, v
′
j) ∈ E
′ if there was an edge eij = (vi, vj) ∈ E, with vi ∈ Ci and vj ∈ Cj. A
partitioned graph is also regarded as the induced graph of a partition.
A partitioned graph explicitly exposes TLP within a function. Notice however, that
other forms of parallelism are not explicit. In order to expose PLP and DLP, the graph has
to include additional information about the nature of the cluster. For example, how many
versions of the cluster can be started in parallel in the case of DLP. Similarly, a sequence
of clusters may expose PLP, which has to be additionally annotated. These parallelism
patterns are added to the graph as annotations.
Definition 2.34. A parallel annotation (PAC) of a cluster C in a hierarchical, partitioned
graph contains information about the different forms of parallelism that can be exploited.
It is generally defined as a triple PAC = ({DLP, PLP}, XPA
C
,VPA
C
). The first element
distinguishes between DLP and PLP. Note that TLP is not annotated, since it is expressed
by default. XPA
C
is a set of attributes associated with the annotation. VPA
C
is a set of
variables {v1, . . . , vk} associated with the annotation, where a variable vi can take a value
within a domain DPA
C
vi
.
The definition of a parallel annotation becomes clearer if the two cases (DLP, PLP) are
analyzed separately. In the case of DLP, the attribute set is empty, while the variable set
contains a single variable that specifies how many copies of the task are to be generated.
The domain of this variable is {1, 2, . . . ,m} ⊂ N, where m is determined by the maximum
amount of data parallel tasks. This can be bounded by the maximum trip count of the loop
that originated the task, i.e., the maximum number of iterations of the loop.
In the case of PLP, the attribute set contains a collection of clusters from the previous
partition in the hierarchy, XPA
C
= {X1}. As an example, consider a cluster from a graph
partition CGi+1 that consist of m clusters of the previous partition hierarchy {C1, . . . ,Cm} ⊆
CGi . The PLP attribute would be the set X1 = {C1, . . . ,Cm}, which indicates the partitions
Ci the pipeline can be composed from. Apart from the attribute, two variables are defined
for a PLP annotation VPA
C
= {v1, υ2}. The first one determines how many pipeline stages
are to be implemented. This variable can take a value that is bounded by the amount
of partitions, i.e., DPA
C
v1
= {1, . . . ,m} ⊂ N, with m = |X1|. The second variable is a
function that determines which partitions are to be mapped to which pipeline stages, i.e.,
υ2 : X1 → D
PAC
v1
. The domain of this variable is the set of all possible assignments of
clusters to pipeline stages, i.e., DPA
C
υ2
= X1 × D
PAC
v1
for a given value of v1.
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Definition 2.35. A parallel-annotated graph is a hierarchical, partitioned graph G′ =
(V′, E′,PAV
′
), where PAV
′
is a set of parallel annotations associated with the nodes in
V′. Since a data parallel loop can be sometimes implemented as a pipeline, there may be
more than one annotation per node.
Definition 2.36. Parallel-annotated application model: (MApar) Consider a sequential ap-
plication model MA = (SEA,CGA,πA) (in Definition 2.29) in which functions are mod-
eled as graphs (e.g., CDFG f
A
). A parallel-annotated application model contains a parallel-
annotated graph for every function in CGA. It is represented as MApar = (SE
A,CGApar,π
A).
The model with parallel annotations (MApar) explicitly exposes all kinds of parallelism
available in the application. If the application is to be run on a parallel platform, the model
has to be refined. That is, the parallelism settings must be fixed. For example, if a cluster
exposes DLP, the amount of data parallel tasks must be set. In the example in Figure 2.4d
two possible DLP configurations are shown, for 2 and 4 tasks to execute f3 and f4. This
is captured by a parallel implementation option.
Definition 2.37. A parallel implementation option (PIA) of a parallel-annotated applica-
tion model MApar = (SE
A,CGApar,π
A) is the result of (1) selecting a single clustering result
from the hierarchical clustering (CCDFG
f A
i for all f
A ∈ SAf ), (2) selecting only one parallel
annotation for nodes containing more than one and (3) assigning values to the variables
of the selected parallel annotations. It is represented as PIA = (SEA,CGApi,π
A).
Definition 2.38. A suitable parallel implementation for a target platform model SOC =
(PE , E) is a parallel implementation that exposes all relevant parallelism for a later map-
ping phase, i.e., it only contains parallel tasks that produce a considerable speedup with-
out wasting resources.
As an example consider the application analysis in Figure 2.4. Intuitively, it is clear
that the parallelism provided by the upper configuration in Figure 2.4d is not relevant,
since the whole execution is already lower-bounded by the runtime of the functions f1
and f2. How to define relevant parallelism to obtain a suitable parallel implementation
is not further formalized in this chapter. Initial works on parallelism extraction focused
on optimizing a single graph property, e.g., the ratio cut [267] or a given similarity mea-
sure [45, 217]. However, a single optimization criterion is not general enough to produce
good results in such a complex problem. The subjective criteria used to determine a suit-
able implementation are built in the heuristics described in Chapter 5.
2.4.2 Problem Statement
The definitions from the previous sections now allow to define the sequential problem as:
Definition 2.39. Sequential code problem: Given a sequential application A ∈ Aseq spec-
ified using the C language and a target platform model SOC = (PE , E), find a suitable
parallel implementation PIA = (SEA,CGApi,π
A).
The problem is solved in three steps. (1) First, the sequential application model MA =
(SEA,CGA,πA) is built. (2) Then, it is analyzed to obtain the parallel-annotated model
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MApar = (SE
A,CGApar,π
A). (3) Finally, from all possible options allowed in MApar the most
suitable parallel implementation is selected.
As mentioned in Section 1.4, the sequential problem was the first one addressed by
the MAPS framework. In this initial approach, a sequential model based on CDFGs is
built by using a mixture of static and dynamic data flow analysis. The parallel model
was obtained through a hierarchical clustering approach based on the Density Boundary
Scan (DBSCAN) [75] algorithm. This clustering approach focused only on extracting TLP.
Further details can be found in [46].
This thesis extends the sequential flow of MAPS with (1) an improved sequential appli-
cation model with more elements that ease recognition of parallel patterns, (2) extraction
of DLP and PLP (for the new parallel-annotated graph), and (3) an algorithm to determine
a suitable parallel implementation. In addition to the parallel implementation, further
hints are given to the programmer. These hints help the programmer to improve the
initial sequential specification to expose more parallelism.
2.5 Parallel Code Problem
The parallel code problem deals with finding a valid runtime configuration (see Defini-
tion 2.16) for a parallel application (A ∈ Akpn) within the multi-application specification or
coming from a parallelism extraction process. There are many different ways of specifying
parallel applications. MAPS uses the CPN language which allows to represent applica-
tions as a mixture of MoCs. Therefore, this section first provides an overview of process
networks and dataflow models in Section 2.5.1. Thereafter, the CPN language is briefly in-
troduced in Section 2.5.2. This thesis focuses on mapping techniques for applications that
follow the KPN model. New definitions and refinements of the definitions in Section 2.3.1
are presented in Section 2.5.3. Finally, the parallel code problem is stated in Section 2.5.4.
2.5.1 Process Networks and Dataflow Models
Parallel programming models based on concurrent MoCs have been gaining momentum in
the embedded domain, especially for describing signal processing applications. The MoC
theory originated from theoretical computer science, with the goal of formally describing
a computing system. It was initially used to compute bounds on complexity (the “big O”
notation – O (·)). In the early 80s, MoCs were used to model VLSI circuits. Later in the 90s,
they started to be applied for modeling parallel applications. The formalism behind some
MoCs makes it possible to analyze application properties (timing, memory consumption).
This made such programming models so attractive for embedded software.
A big collection of concurrent MoCs have been proposed for embedded program-
ming. The most prominent ones are Synchronous Dataflow (SDF) [155], Cyclo-Static Dataflow
(CSDF) [26], Boolean Dataflow (BDF) [153], Dynamic Dataflow (DDF) [31], Process Networks
(PN) and Kahn Process Networks (KPN) [125]. These programming models have in common
a directed graph representation of the application, in which nodes represent computation
and edges represent logical communication channels. An example of such a graph is
shown in Figure 2.6a.
Apart from explicitly exposing parallelism, MoC-based programming models became
attractive for two reasons. On the one hand, they are well suited for graphical program-
ming, a common specification paradigm for signal processing algorithms. On the other
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Figure 2.6: Example of three different concurrent MoCs. a) KPN model. b) SDF model.
c) DDF model.
hand, some of the properties of the underlying MoC enable tools to perform analysis and
compile the specification into both software and hardware.
Models differ from each other in their execution semantics, i.e., in the way the compu-
tation is triggered and how channels are accessed. In the following, some basic MoCs are
defined and some of their characteristics are introduced. A more comprehensive treatment
can be found in [23, 119, 152, 226].
2.5.1.1 Synchronous Dataflow (SDF)
Definition 2.40. An SDF graph is an annotated multigraph G = (V, E,W), where nodes
represent computation and edges represent queues of data items or tokens. Nodes are
denoted a ∈ V and are called actors. W is a set of annotations, W = {w1, . . . ,w|E|} ⊂ N
3.
An annotation is a triple of integers for every edge, we = (pe, ce, de). Given a channel
e = (a1, a2) ∈ E, pe represents the number of tokens produced by every execution of actor
a1, ce represents the number of tokens consumed in every execution of actor a2 and de
represents the number of initial tokens present on edge e. Initial tokens are also called
delays and represent data dependencies over different iterations of the graph. SDF is also
regarded as Multi-Rate Dataflow (MRDF).
Definition 2.41. A Homogeneous SDF (HSDF) is an SDF graph G = (V, E,W) with unit
token production and consumption rates, i.e., ∀e ∈ E,we = (1, 1, de). Every SDF can be
turned into an HSDF [226]. HSDFs are also regarded as Single-Rate Dataflow (SRDF).
The execution of an SDF is controlled by data in its edges. Every actor is executed
or fired once it has enough tokens in its input channels. The amount of tokens needed
for an actor to fire is determined by the second component of the edge annotation (ce). It
has been shown that it is possible to compute a static schedule for an SDF graph [155].
In traditional SDF synthesis, the graph is unrolled to obtain a DAG representation of a
sequence of firings [226]. Using this procedure, the problem of mapping an SDF is turned
into a DAG problem (see Section 2.2.1).
2.5.1.2 Dynamic Dataflow
Definition 2.42. A DDF graph is a directed multigraph G = (V, E,R), with R = {Ra1 , . . . ,
Ra|V|} a family of sets, one set for every node a ∈ V. Edges have the same semantics as in
the SDF model. Actors, in turn, have a more complex firing semantics determined by a set
of firing rules in R. Every actor a ∈ V has a set of firing rules Ra ∈ R, Ra = {Ra,1, . . . , Ra,r}.
A firing rule for an actor a with p inputs is a p-tuple Ra,i = (c1, . . . , cp) of conditions,
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Figure 2.7: Graphical representation of the expressiveness of different MoCs. A graph
in an inner model can also be expressed by a graph in an outer model.
which describe a sequence of tokens that has to be available at the given input queue.
Parks introduced a notation for such conditions in [197]. The condition [X1, X2, . . . , Xn]
requires n tokens with values X1, X2, . . . , Xn to be available at the top of the input queue.
The conditions [∗], [∗, ∗], [∗(1), . . . , ∗(m)] require at least 1, 2 and m tokens respectively with
arbitrary values to be available at the input. The symbol ⊥ represents any input sequence,
including an empty queue. For an actor a to be in the ready state at least one of its firing
rules need to be satisfied.
An example of a DDF graph is shown in Figure 2.6c. In this example, the actor a2 has
3 different firing rules. This actor is ready if there are at least two tokens in input i1 and
at least 1 token in input i2 (Ra2,1), or if the next token on input i2 or i1 has value 0 (Ra2,2,
Ra2,3). Notice that more than one firing rule can be activated, in this case the dataflow
graph is said to be non-determinate.
2.5.1.3 Kahn Process Networks
Definition 2.43. A KPN is a directed multigraph G = (V, E). Computational nodes in V
are called processes and edges represent infinite token queues or First-In First-Out (FIFO)
buffers. Processes do not feature the firing semantics of actors in dataflow graphs. Instead,
they are allowed to be in two states: ready or blocked. The blocked state can only be
reached by reading from only one empty input channel, commonly denoted as blocking
reads semantics. A KPN is said to be determinate, i.e., the history of tokens produced on
the communication channels does not depend on the scheduling [125]. Formally, a process
is modeled as a functional mapping from input streams to output streams [125, 197].
An example of a KPN is shown in Figure 2.6a. Note that the graph does not describe
how processes access channels, i.e., how processes consume and produce tokens to the
channels like SDF graphs do. Each process has its own control flow and may produce
and consume data with arbitrary patterns that may be controlled by incoming data. This
makes KPNs flexible enough to represent a wider range of applications, but at the same
time, makes it difficult to analyze them. In fact, for general KPNs it is not possible to
compute a static schedule, so that they are scheduled dynamically.
2.5.1.4 Comparison of MoCs
When selecting an underlying MoC for an application specification, an implicit tradeoff be-
tween expressiveness and analyzability is made. Static models (e.g., SDF) are more amenable
to design-time analysis. For example, the questions of termination and boundedness, i.e.,
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1 __PNkpn rle_dec __PNin(int A) __PNout(int B) {
2 int cnt, i;
3 while (1) {
4 __PNin(A) { cnt = A; }
5
6 __PNin(A) {
7 for (i = 0; i < cnt; ++i)
8 __PNout(B) { B = A; }
9 }}}
10 __PNchannel int src, dec;
11 __PNprocess src = Source __PNout(src); // Defined elsewhere
12 __PNprocess rle_dec = rle_dec __PNin(src) __PNout(dec);
Listing 2.1: Sample code for RLE decoding.
whether an application runs forever with bounded memory consumption, are decidable
for SDFs but undecidable for BDFs, DDFs and KPNs [197]. Static models are however not
general enough to represent applications with data-dependent communication patterns.
With dynamic models (e.g., DDF or KPN) this kind of behavior can be modeled. As a con-
sequence of this higher expressiveness, it is more difficult to reason at design time about
possible runtime configurations (mapping, scheduling and buffer sizes).
Besides analyzability and expressiveness, the complexity of specifying an application
using a MoC varies. This can be measured by the amount of information a programmer
has to provide in the specification. In the examples in Figure 2.6 it is clear that the KPN
MoC displays the lowest specification effort and DDF the highest.
The expressiveness of some MoCs is shown graphically in Figure 2.7. In addition to
the models introduced in the previous section, the figure includes CSDF and PN. CSDF is
an extension to SDF that allows to model several, predefined, static, cyclic behaviors [26].
PNs are KPNs without blocking reads semantics and are therefore more general. The
graphical representation in Figure 2.7 shows that an application represented in an inner
model can also be represented in an outer model. Every HSDF is also an SDF, every SDF
is also a CSDF and so forth. It is arguable whether or not DDF applications are a subset of
KPN applications, since they can be non-determinate as discussed in Section 2.5.1.2. The
figure refers to determinate DDFs.
The work presented in this thesis deals with parallel applications represented as KPNs.
The motivation for addressing KPNs is twofold. (1) A simpler specification increases
the acceptability of the language, making the contributions more relevant. At the same
time, the software productivity is improved by a simpler language. (2) A more expressive
model allows to represent modern, dynamic applications. This makes the contributions
applicable to a wider range of problems.
2.5.2 The C for Process Networks Language
The MAPS CPN language is an extension to the C programming language that consists
of a small set of keywords that allow to describe KPN processes, SDF actors and FIFO
communication channels. Listing 2.1 shows an example of a process with one input chan-
nel and one output channel that decodes a Run-Length Encoded (RLE) sequence of integers
(see Lines 1–9). Channels are declared with the __PNchannel keyword and can be of
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any type, including user-defined structures (see Line 10). The actual definition of the pro-
cess (in Line 1) is preceded by __PNkpn and followed by the declaration of input and
output channels. The keywords __PNin and __PNout within a process are used to mark
portions of code in which channels are accessed. Within these scopes, every access to the
channel variable will read/write the same position in the FIFO buffer. In the example, the
accesses to channel A in Line 4 will read values of different positions. Instead, all accesses
to channel A in Line 8 within an execution of the for loop will return the same value.
Given an input stream {2, 1, 3, 5, . . . }, the output of the process would be {1, 1, 5, 5, 5 . . . }.
Finally, the code in Lines 11–12 shows how to instantiate processes and connect them
with channels.
2.5.3 KPN Mapping and Scheduling
As mentioned above, computing a mapping of a KPN application is a challenging task.
The semantics of the KPN graph representation are much more involved than those of the
initial DAG example in Figure 2.2. Note that the DAG problem is equivalent to the prob-
lem of mapping a single iteration of an acyclic HSDF. For both problems, only the timing
information is relevant for the mapping process (if the communication cost is ignored).
In a KPN, instead, more information about the processes is required. A process cannot
be considered a black-box like in the case of HSDF, but a model of its internal behavior is
needed (e.g., its internal CFG).
Consider the sample KPN application shown in Figure 2.8a together with the CFGs
of its processes. Read and write accesses to channels are represented by the functions
read(...) and write(...). The channel that is accessed is represented by variables
c1–c4 (for channels C1–C4). The actual data containers are omitted from the function
signature for the sake of clarity. Actual processing is represented by functions f1()–f7().
Figure 2.8b shows two possible schedules for two different hypothetical control paths for
process P1 (on top of each Gantt Chart). For simplicity, the example supposes a single
processor type, negligible communication costs and a one-to-one mapping of processes to
PEs (P1 mapped to PE R1, P2 to R2 and so on).
In a real implementation, the theoretically infinite FIFO queues have to be bounded.
As a result, processes feature blocking writes semantics in addition to the blocking read
semantics. The effect of buffer sizing for this example is shown in Figure 2.8c for the upper
CFG of process P1 from Figure 2.8b. All buffer sizes are assumed to be set to one. As a
result, process P3 blocks when writing for the second time to channel C4 since process P4
has not yet read the first token. This introduces a blocking time in the third PE (see red
bar). The Gantt Chart in Figure 2.8c contains the makespan for the three configurations
for comparison purposes. Also note, that this buffer sizing scheme would have no effect
in the lower configuration in Figure 2.8b.
The example in Figure 2.8 demonstrates that even with a simplified setup, the control
paths followed by a process in a KPN greatly influence the application makespan. It
also shows that buffer sizing can influence the makespan as well. The remainder of this
section formalizes the KPN model for the parallel code problem and refines some of the
definitions presented in Section 2.3.1.
Note that a process is itself a sequential problem, thus the sequential application model
in Definition 2.29 can be used to describe it.
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f1(...);
write(&c2);
read(&c1);
f3(...);
write(&c3);
f4(...);
write(&c3);
read(&c2);
f5(...);
write(&c4);
read(&c0);
f7(...);
read(&c4);
read(&c3);
f6(...);
read(&c3);
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Figure 2.8: KPN application mapping. a) KPN Application and CFGs for each process.
b) Possible schedules for hypothetical runs of P1. c) Example of the effect
of buffer sizing for channel C4.
Definition 2.44. A process (PA) in a KPN application A is a triple PA = (SEP
A
,CGP
A
,πP
A
).
As in Definition 2.29, SEP
A
is the set of all sequential elements of the process (e.g., ba-
sic blocks and functions), CGP
A
is the call graph of the process and πP
A
is the profiling
function πP
A
: SEP
A
→ N. The set of all processes of an application is denoted PA.
The KPN model is an untimed MoC [119], which means that there is no explicit de-
pendency among events (read or write) that happen on separate channels in the network.
This makes it difficult to reason about timing constraints. To enable timing constraints in
a KPN application, the concept of time checkpoints is added to processes.
Definition 2.45. A time checkpoint of a process PA is a program point in its graph model
(CGP
A
) that tells when to perform controlling actions due to timing constraints.
A time checkpoint can be seen as a function call in the source code, similar to the
functions provided by Real-Time OSs (RTOSs), e.g., waitForNextPeriod() in real-time
java [120]. A process may have several static calls to the time checkpoint function. The
time elapsed between dynamic calls to this function during application execution is used
to check timing constraints (Definition 2.12). With time checkpoints enabling a real-time
application specification, it is now possible to refine the definition of the KPN graph used
in this thesis.
Definition 2.46. A KPN application model (KPNA) is an annotated KPN graph KPNA =
(PA, CA, varsize). P
A is the set of processes (see Definition 2.44), some of which may
be extended with time checkpoints. CA is a multiset of FIFO channels over PA × PA.
Similarly to Definition 2.25 for a CDFG, varsize : C
A → N is a function that returns the
size in bytes of the data token associated with a FIFO channel.
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Definition 2.47. A parallel application element set (PAEA) is a set that contains all the
KPN elements of a parallel application. A KPN element can be a process or a channel, i.e.,
PAEA = PA ∪ CA.
Recall the general definition of an application A = (MA,VA,KA) in Definition 2.6.
With the definitions presented in this section, it is now possible to formalize the application
model used in the parallel code problem.
Definition 2.48. A parallel application model (MA) for an application A ∈ Akpn is a pair
MA = (PAEA,KPNA = (PA, CA, varsize)). A particular set of application variables in V
A
determine the amount of memory allocated for each buffer. The variable for the size of
buffer CA ∈ CA is denoted bA
CA
, with ∀CA ∈ CA, bA
CA
∈ VA. Let the set of all channel size
variables be VAsize ⊂ V
A. Let also the notation e ∈ MA refer to e ∈ PAEA.
2.5.4 Problem Statement
With the new definitions the parallel problem can be stated as:
Definition 2.49. Parallel code problem: Given a parallel application A ∈ Akpn, A =
(MA,VA,KA) with its behavior specified using the CPN language with underlying KPN
model MA = (PAEA,KPNA = (PA, CA, varsize)) and target platform SOC = (PE , E),
find an optimal valid runtime configuration RCA = (µp, µc, µa) (See Definition 2.16).
Recall the general Definition 2.15, RCA = (µp, µc, µa) for a SOC = (PE , E) with com-
munication primitives CP . For a KPN application, this reduces to µp : PA ⊂ MA → PE
and µc : CA ⊂ MA → CP . The function µa represents the mapping of platform and ap-
plication variables, as mentioned in Definition 2.15. The result of the buffer sizing process
can be therefore seen as part of the function µa. Let β : V
A
size → N represent the result of
the buffer sizing process, i.e., β(bA
CA
) is the amount of tokens allocated to channel CA. For
convenience, the alternative representation β : CA → N is also used.
2.6 Software Defined Radio Problem
The SDR problem deals with finding a valid runtime configuration for an SDR application
(A ∈ Asdr) within the multi-application description. SDR applications are waveforms or
transceiver specifications of a given radio standard. They typically feature more stringent
constraints than the applications addressed by the parallel code problem. As a conse-
quence, hardware acceleration and specialized library routines are commonly used in
their implementations, as discussed in Section 1.1.1.
This thesis addresses SDR applications that describe the two bottom layers of wire-
less communication standards, namely the physical (PHY) and the Medium Access Control
(MAC) layers [117]. They are modeled as KPN applications using the CPN language. Note
however, that the pure software CPN specification does not directly support hardware ac-
celeration. From a C specification of a process it is impossible to infer whether or not a
process might be run by a hardware accelerator or might be already implemented as an
assembly routine in one of the platform’s PEs. SDR applications are therefore treated in a
slightly different way than plain CPN applications, as will be discussed in this section.
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The SDR problem can be seen as an extension of the parallel code problem, with two
new main features. (1) Processes can be marked as special computational kernels, with a
high-level algorithmic description that allows to seek for support in the target MPSoC. (2)
The model of the MPSoC is extended to express which computational kernels are sup-
ported by hardware acceleration or by specialized library functions. These extensions
were introduced and implemented within the context of the Nucleus Project, which is in-
troduced in Section 2.6.1. Thereafter, the extensions are formalized in Section 2.6.2 and
the SDR problem is finally stated in Section 2.6.3.
2.6.1 The Nucleus Project
The Nucleus Project is a large scale project of the UMIC Excellence Cluster [257] that
involves several chairs from different universities in a common effort to develop novel
wireless communication algorithms (e.g., in [163,286]), novel architectures (e.g., in [29,278])
and novel tools and methodologies. The solution to the SDR problem proposed in this
thesis forms part of the Nucleus methodology.
The main concept behind the SDR tool flow was introduced in [209] and is illustrated
in Figure 2.9. It consists of a component-based methodology in which waveforms are com-
posed out of library blocks called nuclei, which are platform-independent algorithmic en-
tities that represent demanding computational kernels common to different wireless com-
munication standards. Examples of such algorithms include, among others, matrix-vector
operations, matrix-matrix operations, matrix factorizations, the Fast Fourier Transform
(FFT), search algorithms on lists and trees. Nuclei are characterized by variables that serve
to parameterize their underlying algorithm, e.g., size of data types and vector lengths. A
nucleus can be implemented on different platforms in several ways. Each of these im-
plementations is called a flavor. The specification of a flavor contains platform-dependent
implementation details, e.g., the PE on which the flavor may run, its communication inter-
face and its data representation. As an example, consider the platform-dependent linear
algebra libraries used in HPC, e.g., the Basic Linear Algebra Subprograms (BLAS) [66] and
the Linear Algebra PACKage (LAPACK) [6].
The SDR application mapping is computed by using the algorithmic information of
the waveform contained in the nucleus specifications and the available flavors contained
in the Board Support Package (BSP). This SDR mapping process, sketched by dashed arrows
in Figure 2.9, is different from the mapping process considered so far. Instead of mapping
processes to PEs, nuclei are mapped to flavors, where a single PE may contain different
flavors for a single nucleus. In Figure 2.9, nucleus N1 has two implementations on PE1 (F11
and F12) and nucleus N3 has three implementations on different PEs (F31 on PE6, F32 on
PE4,5 and F33 on PE7). As shown in the figure, some of the blocks in the application may
not correspond to a nucleus (non-nuclei blocks). These blocks are treated by a traditional
compilation approach.
In addition to determining which flavor to use, the SDR mapping process must con-
sider several new constraints. For example, the hardware interfaces of two flavors that
communicate with each other must be configured so that they match. The configuration
may include adapting the data sizes and the synchronization approach.
The nucleus methodology, sketched in Figure 2.9, is not far from that of commercial
visual programming languages, e.g., Simulink [172] or LabView [189]. The novelty of the
approach lies on a characterization of the flavors with both algorithmic and hardware
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Waveform 1 Waveform n
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package:
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Figure 2.9: The Nucleus waveform development concept (adapted from [209]). Differ-
ent waveforms can be composed by using the nuclei in the library. Proces-
sor types are represented by different colors.
knowledge, that allows to obtain good application performance while using a high-level
transceiver description language. In this way, the final implementation does not suffer
from the performance gap observed between C implementations of computationally inten-
sive kernels and their corresponding optimized versions (as assembly routines for parallel
architectures or as HW accelerators). Not seldom, this gap extends over orders of magni-
tude (see for example [132]), which makes traditional compilation approaches ill-suited.
2.6.2 Extensions to the Parallel Problem
This section formally defines the concepts that were intuitively presented in the previous
section (nuclei and flavors) and adapt some of the previous definitions to match the new
problem elements. Platform-independent computational kernels in the application are
modeled as nuclei, defined as follows.
Definition 2.50. A nucleus (NA) of an SDR application A is modeled as a 5-tuple NA =
(PN
A
,VN
A
,KN
A
, INN
A
,OUTN
A
). PN
A
is a process in the sense of Definition 2.44. This
functional specification is used in case there is no suitable flavor in the target platform.
VN
A
is a set of variables VN
A
= {v1, . . . , vm} associated with the underlying algorithm.
Each variable v ∈ VN
A
is defined over a domain DN
A
v . K
NA is a set of nucleus specific
constraints imposed by the programmer. These constraints are defined on the nucleus
variables, i.e., KN
A
i ∈ K
NA ,KN
A
i = (Si ⊆ V
NA , Ri). Finally, IN
NA and OUTN
A
are sets of
input and output ports. The set of all nuclei defined in an application is denoted N A, and
the set of all nuclei defined in the library N .
Nuclei variables are used to model parameterizable algorithms. As an example, an
FFT algorithm could be parameterized by the number of points (v1) and the number of
bits used for the data representation (v2). Once a nucleus is instantiated in a waveform,
the programmer may fix the value of a variable (e.g., v1 = 1024 for an 1024-point FFT) or
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may restrict the domain of a variable (e.g., v2 ∈ {8, 16} ⊂ D
NA
v2
). The setting of variables
is modeled by the nucleus-dependent constraint set KN
A
. The sets of input and output
ports were omitted in the process definition. For a nucleus, they are explicitly modeled
(INN
A
and OUTN
A
). This enables hardware interface considerations during the mapping
process, since hardware interfaces are generally less flexible than software interfaces.
A flavor is a platform-dependent implementation of a nucleus. More formally,
Definition 2.51. A flavor (FSOC) in a target platform SOC is modeled as a 7-tuple FSOC =
(N ,VF
SOC
,KF
SOC
, INF
SOC
,OUTF
SOC
, CMF
SOC
,PE F
SOC
). The first component is the nucleus
N ∈ N the flavor implements. VF
SOC
is a set of flavor variables which contains all variables
defined in the nucleus and additional implementation-dependent variables. Each variable
v ∈ VF
SOC
is defined over a domain DF
SOC
v on which constraints (K
FSOC ) are defined.
INF
SOC
and OUTF
SOC
are the sets of input and output ports of the implementation. For
every port in the associated nucleus, there has to be a port in the flavor. CMF
SOC
is the cost
model of the flavor, represented as a set of functions on the flavor variables. Finally, PE F
SOC
denotes the set of PEs in the platform that contain this flavor. Naturally, PE F
SOC
⊆ PE ,
with SOC = (PE , E). The set of all flavors in the target platform is denoted FSOC.
Implementation-dependent flavor variables allow to model additional algorithmic pa-
rameterization and hardware features. Additional algorithmic parameterization may in-
clude the parallelization degree or the memory stride. Hardware-related variables de-
scribe the way the flavor is interfaced with the rest of the system. This may include sizes
of internal buffers, address ranges visible to the ports of the hardware accelerator, and the
synchronization strategy used by the flavor.
The cost model of a flavor serves to compute different metrics of the implementa-
tion, such as area (in case of reconfigurable architectures), power and timing (latency and
throughput). In this thesis the analysis is restricted to latency, i.e., the cost model re-
places the software performance estimation functions from Definition 2.11. The latency
cost function is defined as ζF
SOC
: ×
v∈VFSOC
DF
SOC
v → N. As an example, consider the im-
plementation of an FFT, with variables that model the number of points (v1), the number
of bits used for the data representation (v2) and the parallelism degree (v3). Its latency is
then modeled by an arbitrary function, e.g., ζF
SOC
(v1, v2, v3) = c · v1 · v2/v3, with c ∈ R.
Recall the parallel application model in Definition 2.48, MA = (PAEA,KPNA =
(PA, CA, varsize)). By adding nuclei to the parallel specification, it is now possible to
formalize the application model used in the SDR problem.
Definition 2.52. An SDR application model (MA) for an application A ∈ Asdr is a pair
MA = (PAEA,KPNA = (PA ∪ N A, CA, varsize)). The underlying KPN specification has
two different types of nodes, and consequently, CA = (PA ∪N A)× (PA ∪N A). The set
of parallel elements is also extended from Definition 2.47 and is now defined as PAEA =
PA ∪N A ∪ CA.
In order to map the SDR problem to the parallel code problem, a mapping from nuclei
to flavors has to be performed. This includes an assignment of flavor variables to their
respective domains. Only with fixed variable values it is possible to lower the specification
into an executable description.
The following definitions hold for an SDR application A ∈ Asdr with underlying
model KPNA = (PA ∪N A, CA, varsize) on a platform with flavor set F
SOC.
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Definition 2.53. A nucleus mapping (NCA) is a pair of functions NCA = (µn, µ f ). µn
is a partial function on N A, that assigns a flavor to a subset of the application’s nuclei
µn : S ⊆ N A → FSOC. It is a partial function since some nuclei may have no optimized
implementation in the target platform. For such nuclei, its functional specification (PN
A
i )
is used. µ f is a mapping of flavor variables to their corresponding domains, i.e., ∀F
SOC ∈
I(µn), ∀v ∈ FSOC, µ f (v) ∈ D
FSOC
v .
Not every mapping would result in an implementable specification. Flavors that
communicate with each other must have a matching configuration. As an example, con-
sider two flavors F1 and F2 that communicate over a single channel. Suppose that the
variables v and v′ determine the locations in system memory that both flavors can use
to communicate, with domains DF1v and D
F2
v′ . It is clear that the nucleus mapping re-
sults for these variables must be equal and contained in both variable domains, i.e.,
µ f (v) = µ f (v
′) ∈ DF1v ∩ D
F2
v′ . The same reasoning extends to more complex interfaces
exposed by hardware accelerators in the target platform. More formally,
Definition 2.54. An interface matching (≡IF) of two connected flavors is a relation between
the flavor variables that describe the ports that connect the flavors. Let Fi and Fj be two
connected flavors after a nucleus mapping NCA = (µn, µ f ). Let the flavors be connected
due to a channel c ∈ CA and let VFic ⊂ V
Fi and V
Fj
c ⊂ V
Fj be the set of variables that define
the interfacing configuration over connection c for each of the flavors. The port interfaces
match, denoted V
Fi
c ≡IF V
Fj
c , if ∀v ∈ V
Fi
c , µ f (v) = µ f (v
′) ∈ DFiv ∩ D
Fj
v′ , where v
′ ∈ V
Fj
c is the
variable that corresponds to v ∈ VFic .
A nucleus mapping returns an implementable specification only if all flavors can ac-
tually communicate. Formally,
Definition 2.55. A matching nucleus mapping is a nucleus mapping NCA = (µn, µ f )
in which all interconnected flavor ports have matching interfaces, i.e., ∀cij ∈ {(ni, nj) ∈
(N A ×N A) ∩ CA, µn(ni) = Fi, µn(nj) = Fj},V
Fi
cij ≡IF V
Fj
cij .
By selecting flavors for some nuclei in the SDR application and fixing their configura-
tion parameters so that they match, the SDR application model is lowered to an equivalent
plain KPN model.
Definition 2.56. An SDR implementation model (SIA) for an application A ∈ Asdr is
an implementable KPN model SIA = KPNA = (PA, CA, varsize) (see Definition 2.46)
resulting from a matching nucleus mapping NCA = (µn, µ f ).
2.6.3 Problem Statement
With the definitions from the previous sections, it is now possible to define the SDR prob-
lem, as the problem of selecting the best matching flavors for an abstract waveform de-
scription so that the final implementation meets the constraints.
Definition 2.57. SDR problem: Given an SDR application A = (MA,VA,KA), A ∈ Asdr,
with SDR application model MA = (PAEA,KPNA = (PA ∪N A, CA, varsize)) and target
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platform SOC = (PE , E) with flavors FSOC, find a matching nucleus mapping NCA =
(µn, µ f ) so that there is a valid runtime configuration RC
A = (µp, µc, µa) for the resulting
SDR implementation model SIA = KPNA = (PA, CA, varsize).
Note that after finding a matching nucleus mapping, the problem of finding an optimal
valid runtime configuration reduces to the parallel problem in Definition 2.49. A simple
solution approach could therefore be to iteratively build SDR implementation models and
seek for a valid runtime configuration until one is found.
2.7 Synopsis
This chapter introduced several concepts relevant to this thesis, (1) a general overview
of the mapping and scheduling terminology in Section 2.2.1, (2) a brief survey of perfor-
mance estimation methods in Section 2.2.2, (3) basic compiler technology and parallelism
extraction concepts required for the sequential tool flow in Section 2.4.1, (4) background
knowledge on process networks needed for the parallel tool flow in Section 2.5.1 and (5)
the context and basic terminology of the SDR tool flow in Section 2.6.1. Additionally, the
chapter introduced a formal framework that allowed to represent the multi-application
problem and its sub-problems as a general constrained optimization problem. The ab-
stract constructs of the different problem statements, mainly variables and constraints, are
further refined when presenting the corresponding tool flows in Chapters 5–8.
This chapter included intuitive, simplified examples to illustrate the basic setup and
the goal of the different problems, (1) the fundamental DAG mapping and scheduling
problem in Figure 2.2, (2) the parallelism extraction problem in Figure 2.4, (3) the KPN
mapping problem in Figure 2.8 and (4) a motivational example for the multi-application
problem in Section 2.1.
Before delving into the details of the solutions proposed to the problems stated here,
the next chapter presents an overview of solutions to similar problems.
Chapter 3
Related Work
Plenty of researchers have identified the issues described in Chapter 1. As a result, one can
find a great amount of works with solutions to the problems that gave rise to the software
productivity gap. These solutions solve problems that are similar to the problems stated
in the previous chapter, with slight variations in the problem setup, e.g., a different input
language, a different constraint formulation (or no constraints) or a different platform
model (sometimes homogeneous).
This chapter surveys the related work along the contributions introduced in Sec-
tion 1.4. Before discussing programming flows, Section 3.1 provides a survey of runtime
management, a fundamental enabler for parallel execution. Techniques for parallelism
extraction and synthesis of parallel specifications are presented in Sections 3.2–3.3. Sec-
tion 3.4 discusses approaches in the SDR domain, and Section 3.5 addresses the relatively
new area of multi-application analysis.
3.1 Runtime Management
As mentioned in Section 1.4, this thesis proposes a custom processor to provide efficient
runtime management in MPSoCs. This section discusses other approaches for runtime
acceleration and compares them with the OSIP custom processor.
3.1.1 Survey of Runtime Managers
A runtime manager performs several functions in a system, including task scheduling,
mapping and synchronization, admission control and resource management. Approaches
can be broadly divided into software and hardware solutions. The former offers high
flexibility at the cost of a high runtime overhead. The latter reduces the overhead and
thus is more efficient. On the downside, hardware solutions are usually less flexible and
difficult to integrate in a platform. Besides, they suffer from scalability issues, i.e., the area
and energy consumption grow with the problem size.
In the embedded domain, software runtime managers typically follow the master-slave
paradigm, in which a controller processor is used to orchestrate the execution of tasks on a
handful of number crunchers, e.g., VLIWs and hardware accelerators. This approach is the
most common in commercial platforms, such as the TI OMAP [60], the Atmel D940 [12],
the Cell Broadband Engine [201] and the Samsung S3C6410/S5PC100 processors [35].
Hardware support for task management can be tracked back to the 60s [162] where
it enjoyed limited success. Nowadays, with a different technology landscape, several new
solutions have been proposed. Nakano et al. [187] implemented several system calls of
the µITRON OS into a hardware block called sTRON, with speedups ranging from 10x to
50x with respect to the original software implementation. Kohout et al. [138] introduced
a unit called Real-time Task Manager (RTM), resulting in a 90% reduction of the overhead
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introduced by the RTOS. Murtaza et al. [183] presented a full implementation of an RTOS
in silicon, namely the Silicon RTOS (sRTOS). They remove the scheduling overhead by
adding hardware contexts for one-cycle context switches.
With the advent of multi-processor platforms, the idea of offloading OS tasks to a
hardware block garnered much more attention, both in the desktop and in the embedded
domains. In the desktop domain, acceleration was motivated by the difficulty to scale
general-purpose OSes (see for example [59]) and by the lack of support for asymmetri-
cal processing [14]. Hankins et al. [99] introduced the Multiple Instruction Stream Processor
(MISP) which allows user threads (shreds) to be scheduled at user level with low overhead
and without OS intervention. This is enabled by the so-called Sequencer, a new architec-
tural resource that accelerates MIMD execution. In this approach, however, scheduling
is still performed in software. Kumar et al. [145] proposed Carbon, an architecture with
hardware task queues that enable efficient dynamic scheduling of fine-grained tasks. Both
MISP and Carbon technologies are limited in their use since they need specialized pro-
cessing elements with either a new or an extended ISA.
The motivations in the embedded domain for hardware acceleration were similar to
those in the desktop domain. However, with tighter real-time and energy constraints as
well as finer task granularities, approaches in the embedded domain are more radical,
with more functionalities offloaded to hardware. Park et al. [196] introduced the so-called
Hardware OS Kernel (HOSK). HOSK is a coprocessor that performs scheduling in a ho-
mogeneous cluster of simplified RISC processors with a low context switch overhead (1%
for 1 kcycle tasks). With no software support nor programming model, programming a
HOSK-based MPSoC may prove difficult. Additionally it is not clear how to integrate
HOSK into a traditional component based design with off-the-shelf processing cores.
Seidel [218] introduced the CoreManager, a hardware block that performs scheduling,
synchronization and data management on heterogeneous MPSoCs. Later, in [165], Lim-
berg et al. presented extensions for real-time processing. The CoreManager is aware of
task dependencies and uses this information to move data and trigger tasks at runtime.
The authors reported a low scheduling overhead of 60 cycles, at the cost of a hardware
complexity that grows quadratically with the problem size. This technology was inte-
grated into the Tomahawk [164] chip for multimedia and baseband processing, capable of
the recent Long Term Evolution (LTE) standard. In recent publications, the functionality
of the CoreManager was implemented for the ARM926 programmable processor [10].
Lippett [166] presented the SystemWeaver hardware block for heterogeneous MPSoC
mapping and scheduling. SystemWeaver features a better scalability but suffers from a
higher design complexity. Finally, hardware extensions for embedded linux have been
proposed, both for scheduling [184] and for security [79].
Industry has also seen the need for efficient task management. Paulin et al. proposed
the MultiFlex architecture, which contained a HW accelerator for task mapping and com-
munication [200]. This accelerator appears to have evolved into the hardware synchronizer
in P2012 platform [229] as discussed in [199]. Recently, TI included hardware support for
scheduling in the new version of their Keystone architecture [27].
3.1.2 OSIP in Perspective
Runtime management approaches for multi-processor systems are summarized in Ta-
ble 3.1. The table shows how hardware and software represent a tradeoff between effi-
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Table 3.1: Comparison of different approaches for runtime management.
Domain Implementation Restriction Efficiency Flexibility Scalability
Hetero-
geneity
Hankins [99] (MISP) HPC HW/SW ISA X X X X
Kumar [145] (Carbon) HPC HW ISA XX 7 X 7
Park [196] (HOSK) Embedded HW Dedicated XX 7 7 7
Seidel [218],
Limberg [165]
(CoreManager)
Embedded HW Dedicated XXX 7 7 X
Arnold [10]
(CoreManager)
Embedded SW – X X X X
Lippett [166]
(SystemWeaver)
Embedded HW – XX 7 X X
OSIP Embedded HW/SW – XX X X X
ciency and flexibility. The fourth column (Restriction) refers to constraints that the ap-
proach impose in the whole hardware platform. The first two approaches require a special
ISA, while the next two pure hardware solutions (HOSK and CoreManager) require ded-
icated interfaces and PEs. The last three approaches, instead, support standard hardware
interfaces and can therefore be interfaced with off-the-shelf cores.
The last row refers to the runtime manager proposed in this thesis. As will be seen in
Chapter 4, OSIP is an ASIP that provides special instructions for task mapping, scheduling
and synchronization. As it is common in an ASIP approach, OSIP represents a tradeoff
between pure software and pure hardware solutions. Therefore, it attains a performance
close to that of hardware implementations while retaining the flexibility of software.
3.2 Parallelism Extraction from Sequential Code
Automatic parallelism extraction from sequential specifications represents one of the most
wanted compiler features. It has been so even since the single core era, during which
a great deal of effort was invested in the extraction of fine-grained ILP. An overview of
automatic parallelization techniques can be found in [16, 80, 133, 148, 159]. Several of this
research results materialized in frameworks such as the Stanford University Intermediate
Framework (SUIF) compiler framework [277] and the Open64 compiler [95]. Today, in
the Multicore era, extracting parallelism automatically has become even more important
for two reasons. On the one hand, humans are used to think and therefore program in a
sequential manner. On the other hand, years of sequential programming have left industry
with billions of lines of sequential code, which cannot be simply thrown away.
Initial works on coarse-grained parallelism extraction were based on traditional static
compiler analysis [92, 93, 98, 216]. Researchers soon realized that static techniques, i.e.,
solely based on code analysis, were not enough to uncover parallelism (see, for example,
the discussion in [142]). As a result, several works based on dynamic analysis or spec-
ulative execution began to appear around the mid 2000s, both in the embedded and the
desktop/HPC domains. Most of the works focus on exploiting TLP within loops (PLP),
with less emphasis on coarse-grained DLP.
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3.2.1 General-Purpose Domain
Works in the desktop computing and HPC domains are characterized by the assumption
of a homogeneous target platform and the sole goal of reducing the application makespan.
Ottoni et al. [194] proposed an automatic pipeline extraction with the so-called Decoupled
Software Pipelining (DSWP) algorithm. The algorithm performs clustering on the applica-
tion graph and uses a pipeline balancing strategy to improve throughput. This extraction
is done at the granularity of instructions, thus is expensive in the absence of specialized
hardware. Thies et al. [251] presented an approach to exploit pipelined parallelism from C
applications with user annotations that serve to define a functional pipeline. The compiler
then uses dynamic analysis to identify the data flowing between pipeline stages. Bridges
et al. [30] described an extension to DSWP that supports Thread Level Speculation (TLS) to-
gether with extensions to the C language that allow to express, for example, that the order
in which two functions are called is irrelevant. The approach followed by Rul et al. [214]
is similar to the one presented in this thesis. They employ a combination of static and
dynamic data flow analyses to obtain a graph representation of the application in which
parallelism patterns are searched for. A different approached is followed by Tournavitis
et al. [253], who applied machine learning techniques to decide whether or not to paral-
lelize a loop and which OpenMP [247] scheduling policy to use. This approach applies for
OpenMP-enabled platforms, which are uncommon in the embedded domain.
3.2.2 Embedded Domain
As opposed to the software-driven nature of HPC approaches, early works in the em-
bedded domain appear to be inspired by High-Level Synthesis (HLS) techniques (see for
example [57]). This is characterized by resource constraints considerations and a target
timing to be met. As an example, Karkowski et al. [128] described a methodology to map
a loop to a pipeline of ASIPs. Instead of supposing existing hardware, this approach could
be used to synthesize an application specific SoC.
After initial attempts, the results of parallelizing compilers were unsatisfactory. While
in the desktop domain, programmers are satisfied with a good application speedup, this
is usually not the case in the embedded domain. Embedded programmers commonly re-
quire a near to optimal parallelization, i.e., one that achieves the desired execution time
with the least energy consumption. For that reason, embedded software companies are
used to allocate more time to application development. Embedded application experts, as
opposed to general-purpose programmers, are accustomed to manually tweak code for ir-
regular architectures (DSP and ASIPs). With this background in mind, some works focused
on helping the designer to improve their code rather than directly performing automatic
parallelism extraction. Researchers at the Interuniversity MicroElectronics Centre (IMEC) de-
signed an analysis tool called CleanC [112]. The tool identifies several code patterns that
hide parallelism in C code and leaves it up to the programmer to fix them. In this way,
the refactored code is more amenable for parallelism extraction by other programmers or
by automatic parallelization tools. Chandraiah et al. [49] went a step forward by actually
including code transformations for parallel execution on heterogeneous MPSoCs. They do
this in an interactive framework where transformations are applied under the designer’s
full control. A similar approach is followed by the authors of the MPSoC Parallelization
Assist (MPA) [13, 178]. In MPA, the user provides the application code and a high-level
parallelization specification called ParSpec. By using profiling traces and a high-level sim-
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ulator, the user can iterate quickly and modify the parallel specification. MPA inserts
communication and synchronization primitives automatically, except for shared variables
which have to be explicitly identified by the programmer. Instead of having a separate
parallel specification, Reid et al. [211] devised extensions to the C language to embed this
information in the C source code itself.
Instead of circumventing the shortcomings of parallelizing compilers with expert ap-
plication knowledge, some authors opted for restricting the input language, e.g., by pro-
hibiting C break statements. They can then safely apply parallelization schemes auto-
matically without caring about the intricacies of the language. With this approach it is
possible to derive parallel specifications that constrain themselves to a given MoC, like
KPN. That is the case of automatic derivation of PNs from MATLAB code, see Harris et
al. [101], and C code, see Verdoolaege et al. [264]. These works support only a subset
of their respective input languages, namely so-called (Static) Affine Nested Loop Programs
(SANLPs), i.e., programs that consist of a single loop whose bounds are affine expressions
of the iterators. Several relaxations for dynamic loop bounds and while loops have been
presented in [185,186,228]. Recently, Geuns et al. [89] published an approach that supports
NLPs with unknown upper loop bounds.
The last three examples show that by restricting the input language it is possible to
automatically derive parallel implementations. These implementations are generally for-
mally founded and therefore display properties which are well received in the embedded
domain, e.g., determinism or deadlock-free execution. These solutions, however, do not
directly address the problem of generic legacy code. Besides, there is an effort involved in
rewriting an application to be compliant with the restricted sequential specification. This
includes refactoring the code into an NLP that contains function calls with a sensible gran-
ularity for the parallelization to make sense. It is arguable that this effort is comparable to
that of rewriting the application using a simple abstract parallel programming model.
Two last works from Weng et al. and Cordes et al. are worth highlighting, since they
tackle automatic parallelism extraction from almost arbitrary C code.
Weng et al. [268] presented a partitioning algorithm for applications in the network
processing domain. They employ an approximation of the ratio cut algorithm [267] which
is adapted to produce balanced partitions. In this way they obtain a relatively balanced
functional pipeline. The pipeline stages are thereafter mapped to the target platform by
using random search. Weng’s approach is similar to the MAPS partitioning approach
in [45]. It is however restricted to the regular workloads and processor arrays that are
common in network processing. Besides, their assembly level profiling would make it
difficult to integrate it into an interactive framework.
The work by Cordes et al. [56] complements the MPA tool by adding automatic par-
allelism extraction. They do so by using a hierarchical task graph, similar to [92], and
applying Integer Linear Programming (ILP) to produce a partition. Their ILP formulation
takes into account constraints which are common in embedded systems. The authors later
applied genetic algorithms for multi-objective optimization [55].
3.2.3 Commercial Solutions
Some of the techniques in the previous sections have made their way into commercial
products. The most prominent examples are VectorFabrics [263], Compaan [54] and Crit-
icalBlue [58]. The former provides sequential code partitioning tools that are similar to
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Table 3.2: Comparison of parallelism extraction approaches.
Domain Method Parallelism Input Heterogeneity
Ottoni [194] HPC Clustering PLP C 7
Bridges [30] HPC Clustering PLP C+ext 7
Tournavitis [253] HPC Machine learning PLP C 7
Rul [214] HPC Pattern PLP C 7
Karkowski [128] Embedded Clustering PLP C 7
Verdoolaege [264] Embedded – PN C (SANLP) –
Geuns [89] Embedded – PLP C (NLP) –
Weng [268] Embedded Clustering PLP C 7
Cordes [55,56] Embedded ILP, GA TLP C 7
VectorFabrics [263] HPC Pattern D,T,PLP C X
Compaan [54] Embedded – PN C (SANLP) 7
MAPS Embedded Clustering, Pattern D,T,PLP C X
the ones presented in this thesis. VectorFabrics Pareon tool explicitly searches for patterns
of parallel execution in the application. It suggests several patterns to the user with an
estimated speedup and lets him decide which to use. VectorFabrics does not provide code
generation facilities, but instead, exports so-called recipes. The recipes are detailed steps
that the user can follow to parallelize the application. Support for heterogeneous embed-
ded systems is under development in VectorFabrics. Compaan, in turn, has its origin in
the previously cited work of Harris [101]. Its Hotspot Parallelizer can automatically translate
a C program into a parallel version. As in [101], Compaan can only analyze a subset of
the C language, and produces a process network version of the application. CriticalBlue’s
Prism tool provides code analysis based on simulation traces as well. Internally, Prism
emulates the parallel execution of an application given a parallelization strategy. This al-
lows to explore different strategies and perform what if analysis. Prism supports a wider
range of platforms than VectorFabrics but provides less help for actually generating code,
which is entirely left to the programmer.
3.2.4 MAPS in Perspective
Sections 3.2.1–3.2.3 presented works targetting manual, semi-automatic and automatic par-
allelism extraction. In order to better place the contributions, approaches for automatic
parallelism extraction are listed with their main features in Table 3.2. The method (third
column in the table) roughly describes how partitions are obtained. The entry pattern
refers to algorithms that explicitly search for parallelism patterns in the application IR. As
can be seen from the table, most approaches target parallelism in loops (PLP) and very
few are explicitly meant for heterogeneous platforms. If a feature does not apply to an ap-
proach, the cell entry is marked empty (’–’). For example, in the approaches by Geuns [89]
and Verdoolaege [264], there is no partitioning method, since the tasks are determined by
the code lines within the nested loop.
The last row in Table 3.2 stands for MAPS parallelization tools with the extensions
presented in this thesis. MAPS initial algorithms were based on graph clustering to ex-
ploit TLP [45]. The partitioning algorithm, introduced in Chapter 5, extends the MAPS
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framework with pattern-based algorithms that allow to exploit DLP and PLP as well. The
parallelization does not restrict itself to loops and is aware of the entire call hierarchy. The
parallelization framework supports heterogeneous platforms, with different means of se-
quential performance estimation as discussed in Section 2.2.2. Last but not least, the new
backend added to MAPS within this thesis, makes the solution complete.
3.3 Synthesis of Parallel Specifications
The alternative to sequential programming is parallel programming, in which an applica-
tion is expressed as a set of parallel tasks. A myriad of parallel programming languages
have been proposed along the years (see [274]). This section starts by providing back-
ground on the main parallel languages used in the general-purpose domain. The section
then focuses on abstract parallel programming models used in the embedded domain.
3.3.1 General-Purpose Parallel Programming Models
There are manifold general-purpose parallel programming models. Among the most used,
one finds models that are built on top of sequential languages like C by providing libraries
(e.g., Pthreads [227], MPI [225]) or language extensions (e.g., OpenMP [247]). Models are
typically classified by the way tasks or processes interact, with the most common ways
being shared memory (e.g., Pthreads or OpenMP) and distributed memory (e.g., MPI).
Pthreads and MPI are the most traditional programming models. In the former, the
programmer is responsible for synchronizing the threads to prevent data corruption in
shared memory regions. This is known to be an error-prone task [154]. In the latter, the
programmer does not have to care for synchronization but for explicitly distributing the
data among the processors. This is a time consuming task that requires a very good under-
standing of the application. Although MPI has its roots in HPC for regular computations,
it is also used in desktop computing and even in embedded systems. In both MPI and
Pthreads programming models, the user has to specify the task mapping explicitly. The
work of the parallel compiler is therefore simplified. In contrast to MPI and Pthreads,
OpenMP eases programming by allowing the programmer to implicitly define tasks, task
mapping and even synchronization. It is the job of the compiler and the runtime system to
insert communication and synchronization barriers as well as to map tasks to processors.
However, if the parallelization directive entered by the user is not correct, wrong code will
be generated. Tracking down these wrong assumptions is a cumbersome task.
From the late 2000s, programming models that were initially dedicated for graphic
processing in GPUs started to be used for general-purpose applications (see GPGPU [195]).
In this area, two prominent programming models are worth mentioning, namely the
Open Computing Language (OpenCL) [134] and Nvidia’s Compute Unified Device Archi-
tecture (CUDA) [192]. OpenCL strives at portability and may therefore be outperformed
by CUDA, which has a stronger compiler support. Both programming models are tar-
geted for the large arrays of processing elements that characterize GPUs, usually with an
identical flow of control. For this reason, they are not in the focus of this thesis.
General-purpose parallel languages have not gained much acceptance in deeply em-
bedded systems. They are neither safe nor thin, i.e., their implementations typically in-
cur in a high runtime overhead. The safeness issue has also motivated research in new
programming models in the desktop and HPC communities, e.g., Transactional Memory
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(TM) [2] and Thread Level Speculation (TLS) [141]. However, these models require hardware
support in order to attain good performance. The area and power overhead added by this
extra hardware may become a showstopper for a later adoption in the embedded domain.
3.3.2 Embedded Parallel Programming
In contrast to the application-centric or programmatic approach followed in the general-
purpose domain, programming models in the embedded domain are either, hardware-
centric or formalism-centric [11]. Hardware-centric approaches strive for efficiency and
require expert programmers. They expose architectural features in the language, e.g.,
memory and register banks. SoC companies typically offer hardware-centric program-
ming models. In academia, in turn, formalism-centric models are more widespread, with
the intention of producing “correct by construction” code.
Initial research on formal parallel programming was based on theoretical models of
concurrent systems, e.g., process calculi. A prominent example of such models are Hoare’s
Communicating Sequential Processes (CSP) [105, 106]. These works mainly focused on ren-
dezvous or synchronous communication, in which a process or task that produces a data
item would wait until the item has been read by the consumer. Later, more interaction
models were analyzed, described and formalized, making it possible to reason about con-
current processes with asynchronous communication,e.g., in [157].
In the field of digital signal processing, graphical programming models became quite
popular, since they provide algorithm designers with a natural way of specifying an ap-
plication. Commercial examples include MATLAB Simulink [172], National Instruments
LabVIEW [189] as well as Synopsys Signal Processing Worksystem (SPW) [240] and Sys-
tem Studio [241]. Dataflow semantics (introduced in Section 2.5.1) are a common un-
derpinning of most graphical programming models. Several publications addressed the
problems of scheduling, buffer sizing and deadlock-free execution for different types of
dataflows. Pioneering works on SDF graphs, BDF and CSDF were published by Lee et al.
in [155], in [153] and Bilsen et al. in [26] respectively. Synthesis of SDF graphs for DSPs
can be found in [24, 226]. A mature tool set for generating and analyzing SDF, CSDF and
so-called Scenario-Aware Dataflow (SADF) can be found in the SDF3 project [73].
As mentioned in Section 2.5.1.4, static models are restricted in the kinds of applica-
tions they can express. Therefore, with embedded software becoming more complex, the
analyzability-expressiveness tradeoff moved towards more expressive models. Two main
lines of recent related work relevant to this thesis can be distinguished; (1) works that
extend static dataflow with dynamic behavior, and (2) works that directly address PN
applications. They are discussed in the following.
3.3.2.1 From Static to Dynamic Models
Several authors have proposed extensions to static models that retain some of the original
formal properties. Bhattacharyya et al. [21] presented extensions towards dynamic, multi-
dimensional (MDSDF) and windowed dataflow models. They derived balance equations,
similar to those of SDF, for multi-dimensional and windowed (C)SDFs.
For more general models, synthesizing a static schedule becomes more difficult. In
order to allow synthesis of DDF graphs, authors normally describe or automatically find
clusters in the graph that feature static behavior. Plishker et al. [203] proposed a schedul-
ing algorithm for a special kind of DDF, called Core Functional Dataflow (CFDF) [204]. The
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application is specified by using the functional Dataflow Interchange Format (DIF) [204],
which allows to mix several kinds of dataflow actors, e.g., SDF, CSDF and BDF. This for-
mat is complex and is therefore not likely to become widely accepted in industry. In
their approach, they decompose the graph and its actor modes into subgraphs that can
be scheduled statically, leveraging existing techniques. The switch between static portions
of the application happens dynamically at runtime. With this strategy, the authors obtain
a reduced makespan and buffer sizes as compared with a dynamic Round-Robin (RR)
scheduler. Results were obtained on host machines [203, 221] and not in target DSP sys-
tems. Falk et al. [77] proposed a clustering algorithm with a similar goal. After clustering,
they synthesize the QSS as a Finite State Machine (FSM) that can be later used to per-
form dynamic scheduling at runtime. In [78], Falk et al. improved the clustering technique
by using a rule-based approach. Rules allow to describe the clusters implicitly, without
having to enumerate them. They present a considerable improvement in the application
execution time and throughput. The algorithm is tested on an FPGA, where a MicroBlaze
processor is used to execute every actor, and communication links are synthesized directly
in hardware [77]. Therefore, neither actor nor communication mapping are addressed.
Clustering approaches can sometimes reduce the parallelism available in the initial
specification and may introduce deadlocks. Wiggers et al. [270–272] follow a different
approach for scheduling DDF graphs. Instead of searching for static clusters within a
DDF graph, they restrict the dynamic nature of the input graph from the specification
itself. They propose several incremental extensions to the SDF model, with the more
expressive being Variable-rate Phased Dataflow (VPDF) [271]. A VPDF model allows to
represent actors with different execution phases, each with a variable number of tokens.
The analysis is embedded in the Omphale tool [25], which uses the sequential Omphale
Input Language (OIL) for application specification. By using a sequential language, the
user is relieved from the duty of writing directly the data flow graph. For their different
models, they devised a strategy that determines the buffer capacities required to meet a
throughput constraint. Their strategy starts by computing lower and upper linear bounds
on a static schedule. These bounds are used to determine the starting time of the first
firing of the actors through a constrained linear optimization. Thereafter, the buffer sizes
are computed. The implementation is scheduled via Time Division Multiplexing (TDM) on
a cycle-true simulator of a two-ARM7 platform.
3.3.2.2 Dynamic Models
Other authors directly address dynamic models without making any assumption on the
application communication patterns. The rather theoretical works on KPN of Parks [197],
Basten et al. [17] as well as Geilen and Basten [86] focused on devising a dynamic schedul-
ing policy and buffer resizing strategy to ensure a non terminating execution on bounded
memory. The initial resizing strategy of Parks consisted in computing arbitrary buffer
sizes at design time. At runtime, once a deadlock is reached, the sizes of all the buffers are
incremented. Parks proved that if the program can run infinitely and in bounded memory,
it will do so when using his technique. Parks then refined his strategy by increasing the
size of each full channel at a time, instead of increasing it for all channels. In this way, a
similar schedule is obtainable with less memory consumption. Basten et al. [17] improved
Parks technique with a method to determine exactly which channel buffer has to be in-
creased. These works considered neither process mapping nor application constraints. A
later work by Cheung et al. [50] analyzed the tradeoff between buffer sizes and application
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makespan. Instead of attempting to find the buffer sizes that ensure a non terminating
execution, they modify the buffer sizes in order to achieve a desired application runtime.
Nikolov [191] presented the Daedalus framework for whole system synthesis from a PN
specification. This work, however, addresses a more restricted PN model, namely Polyhe-
dral Process Networks (PPN). PPNs can be automatically derived from SANLPs (see Sec-
tion 3.2.2). For these special process networks, it is possible to compute a static schedule.
Daedalus accepts mappings generated by the Sesame tool [74,202] which uses evolutionary
algorithms to compute an application mapping. Additionally, Daedalus provides means
for design space exploration and hardware synthesis. Merging and splitting processes in
a PPN application for improving throughput have been presented in [175, 176].
Haubelt and Keinert et al. in [102, 130] presented the SystemCoDesigner framework
for full SoC synthesis. SystemCoDesigner is a library-based approach, based on Sys-
temC [110], that allows to represent various MoCs. It includes means for high-level per-
formance estimation to accelerate the optimization process, which uses evolutionary al-
gorithms. SystemCoDesigner and Daedalus differ from the approach in this thesis, since
they synthesize hardware rather than attempting to map to an existing platform.
Edwards et al. [70] proposed the so-called Software/Hardware Integration Medium (SHIM)
for KPN applications with rendezvous communication. In their original publication they
proposed a dynamic scheduler and addressed neither mapping nor timing constraints. In
later publications they present backends for homogeneous (using Pthreads) and heteroge-
neous architectures, e.g., for the Cell Broadband Engine [201], in [262].
Thiele et al. proposed the Distributed Operation Layer (DOL) in [249] for mapping PN
applications onto heterogeneous platforms. In order to compute a mapping, they use
evolutionary algorithms as well. The performance estimation of the parallel execution can
be obtained by using a simulator or by using the Modular Performance Analysis (MPA)1
framework [48, 97, 109]. MPA implements a formal compositional performance analysis,
based on so-called service curves from real-time calculus. By using these methods, bounds on
metrics such as throughput and platform utilization can be computed. However, it does
not support general KPNs and, due to the formal analysis, might report pessimistic results.
Besides, it is not clear if the formal analysis can be applied to arbitrary architectures and
schedulers. A trace-based performance estimation approach, similar to the one used in
this thesis, is also presented in [108].
In a later publication, Geilen et al. [87] introduced an analysis framework based on
timed actor interfaces. This framework unifies (C)SDF models, automata and service
curves. The tracing mechanism and the time-checkpoints proposed for KPN applications
in this thesis fit in the more general considerations formalized in [87].
3.3.3 MAPS in Perspective
Synthesis approaches for dynamic dataflows and process networks are summarized in Ta-
ble 3.3. The table shows the main features of the approaches mentioned in the previous
section along with MAPS. The second column in the table contains the MoC treated by
each of the authors. When possible, the input language is also included. Three types
of application specification can be identified: domain-specific languages (OIL, DIF, Tiny-
SHIM [70]), C/C++ extensions (MAPS CPN) and pure C along with a so-called coordination
language [88], like C and XML in the DOL framework [249]. Coordination languages are
1 Not to confuse with IMEC’s MPA (MPSoC Parallelization Assist)
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Table 3.3: Comparison of approaches to synthesis of DDF and PN specifications.
MoC
(Language)
Scheduling Mapping Evaluation Constraint
Hetero-
geneity
Plishker [203] DDF (func. DIF) QSS – Host – 7
Falk [78] DDF (–) QSS – Host, FPGA – 7
Wiggers [272] DDF (OIL) Dynamic – Simulation Time 7
Parks, Geilen,
Basten [17,86, 197]
KPN (C++) Dynamic – Host – 7
Nikolov [191]
(Daedalus)
PPN (SANLPs ,
C+coord.)
Static
Evolutionary
algorithms
Simulation
Time,
Resources
7
Edwards [70]
(SHIM)
Rendezvous-KPN
(Tiny-SHIM)
Dynamic –
Host/Cell
BE
– X
Keinert [130]
(SystemCoDesigner)
SDF, CSDF, ...
(SystemC)
Static,
Dynamic
Evolutionary
algorithms
Simulation
Time,
Resources
7
Thiele [249]
(DOL)
PN (C+coord.)
Static,
Dynamic
Evolutionary
algorithms
Simulation,
MPA
Time X
MAPS SDF, KPN (CPN)
Static,
Dynamic
Heuristics
Simulation,
Trace replay
Time,
Resources
X
used to describe process interaction, while process behavior is specified in C. Using a co-
ordination language raises the problem of consistency between two separate descriptions
of the same application. Specifications that build on top of the C language are generally
preferred because they provide a smooth transition from sequential codes.
The second and third columns in Table 3.3 describe how applications are mapped to
the target platform. Most authors use evolutionary algorithms to compute a mapping.
In this work, instead, heuristics are proposed that apply to different applications. Most
of the heuristics are fast, allowing better user interaction. Additionally, heuristics can be
more robust to inaccurate performance estimates, common in early software development
phases. For instance, heuristic decisions based on the KPN topology would hold even
with wrong time estimates. The fourth column describes how the synthesis results are
evaluated. For fast exploration cycles, having an alternative to cycle-true simulations is a
must. For this purpose, DOL uses MPA and MAPS a so-called trace replay mechanism. The
next column displays the kinds of constraints that are supported by the different flows:
time constraints (e.g., latency and throughput) and resource constraints. Finally, the last
column shows that only a few frameworks truly support heterogeneous systems.
3.4 Software Defined Radio
The idea to move radio functionality from hardware to software was initially motivated
by the military in the late 90s. This would allow a single platform to implement several
radio standards. Today, there is a big community performing research in technologies for
SDR, which will enable, among others, the deployment of cognitive radios.
3.4.1 SDR Approaches
Besides advances in the Radio Frequency (RF) frontend, the success of SDR greatly de-
pends on new programming methodologies. An ideal SDR methodology should allow
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designers to describe a radio standard by means of a high-level language, enabling faster
waveform development cycles and easier waveform migration across platforms. Three
main solutions can be identified: Component-Based Software Engineering (CBSE) approaches,
library-based approaches and language-based approaches.
Today CBSE techniques (e.g., Fractal [28]) have found large acceptance and are widely
used in many application domains. CBSE methodologies provide a well-structured and
well-defined software development process on top of programming languages such as
C/C++ or Java. However, employing such technologies directly is not an option in em-
bedded systems targeting SDR solutions. They rely on infrastructures that are neither
well suited for real-time computing (e.g., Java Virtual Machine), nor designed for plat-
forms with heterogeneous processing elements and limited memory size. In the domain
of wireless communications only few frameworks exist that target the specific needs of
SDR systems, among them, Prismtech’s Spectra CX tools [205], Zeligsoft [285] and CRC
Scari++ [33]. These frameworks are based on the Software Communication Architecture
(SCA) [124], a standard from the Joint Tactical Radio System (JTRS) [123] which is widely
accepted in the SDR community. Most of the SCA implementations are based on the Com-
mon Object Request Broker Architecture (CORBA) [246]. Despite recent speed improvements,
current CORBA implementations are not lightweight enough for baseband processing ap-
plications. Due to this limitation, the aforementioned frameworks only apply to the MAC
and above layers. These frameworks treat PHY-layer applications as a single component.
Several companies have coupled CBSE flows (e.g., Simulink) with SDR development
boards, e.g., Lyrtech [168] and Coherent Logix [53]. The latter provides a complete flow
from Simulink to a 100-core MPSoC [198]. In order to circumvent the problem of compil-
ing directly from Simulink, the authors allow the user to write optimized C code for the
platform and embed it into Simulink blocks. This mixture of CBSE and embedded opti-
mized library functions is similar to this thesis approach. It is however, not generalized
for several platforms into a suitable methodology.
Library-based approaches expose a high-level API that hides implementation details
to the programmer. The API contains highly optimized functions, often programmed
in assembly, for the most common algorithmic kernels supported in the target platform.
This approach is commonly followed by commercial platform vendors such as TI. Libraries
typically achieve a better performance compared to standard software implementations,
especially when targeting irregular architectures, e.g., DSPs or ASIPs. However, they are,
by definition, platform dependent and therefore not portable. Given the high variety of
embedded processors and co-processor interfaces, it is unlikely that the community will
agree on a single SDR API.
Language-based approaches provide more flexibility than library-based ones by adding
language constructs to represent common operations. These operations can be then trans-
lated to target-specific APIs. Püschel et al. [206] presented Spiral, a tool that generates
optimized target code provided an abstract mathematical representation of the algorithm
and a description of the platform. Such tools can be used to accelerate the process of
library implementation, as the SDR case study in [265] showed. The authors claim that the
abstract representation in form of the so-called Operator Language helps to overcome com-
piler limitations. The Spiral technology has been recently used in the context of SDR [265].
However, developers are used to program in C and it is unlikely that a radically new
specification language will be broadly adopted. In more conservative approaches, au-
thors propose extensions to the C language [1, 180, 193]. They provide more information
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Table 3.4: Comparison of different approaches to SDR.
Specification Portability Efficiency Layer
Spectra CX [205], Zeligsoft [285]
Scari++ [33]
SCA/CORBA XXX X MAC
Lyrtech [168],
Coherent Logix [53]
Simulink 7 XXX PHY
Optimized libraries
(Spiral [265], C-Dialect [180])
machine-code, low-level C X XX PHY
Shen [220] dataflow (C-based) XX XX PHY
MAPS KPN (CPN) XXX XX PHY
to the compiler, thereby improving performance but reducing portability. Moorby et al.
[180] presented a C dialect for vector operations and memory management. Code written
with this dialect is portable across different vector processors. Some language-based ap-
proaches tend to become processor-specific and therefore share the drawbacks of library-
based approaches. In general, new languages can achieve good performance, but at the
cost of high investments in compiler technology, instead of reusing the compilers provided
by the processor vendors.
Authors have also used dataflow programming languages to describe radio applica-
tions. Shen et al. [220] proposed a design flow for SDR based on the DIF framework.
They reuse the existing design processes, e.g., compilation and synthesis flows. Their flow
includes functional verification of the waveform and final implementation on a target plat-
form. Portability is achieved by defining function prototypes on header files, which is not
as general and flexible as the approach presented in this thesis.
Finally, Yehia et al. [283] presented a work on so-called Compound Circuits that shares
several similarities to the approach described in Chapter 7. They decompose algorithms
into primitive HW components and then compose them in order to implement more com-
plex algorithms. The final compound circuit is usually smaller than the sum of its parts,
which makes it cost effective while retaining flexibility. This hardware-oriented method-
ology complements the software-oriented methodology presented in this thesis.
3.4.2 MAPS in Perspective
The works presented in the previous section show two major driving forces in SDR: (1)
A desire for a CBSE programming methodology to achieve cross-platform portability and
programming efficiency, mainly pushed by industry and the military, materialized in the
SCA, and (2) A quest for providing the full platform performance for algorithmic kernels,
either via APIs or specific languages. The main characteristics of the existing approaches
are listed in the first four rows of Table 3.4. Abstract programming models achieve better
portability at the cost of efficiency.
The last row of the table stands for the extensions for SDR added to the MAPS frame-
work. As discussed in Section 2.6.1, the nucleus methodology allows to combine the
benefits of CBSE and library-based approaches. Optimized implementations (i.e., flavors)
could be generated by an expert, e.g., using Spiral. Flavors could themselves be portable,
if developed with a C extension for SDR, e.g., Open Vector Radio [180].
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3.5 Multiple Applications
Section 1.1 discussed how hardware and software reuse are fundamental for the continu-
ation of industry roadmaps. Today, embedded devices often contain a separate subsystem
for every critical application, e.g., 3G baseband, bluetooth, encryption and multimedia.
This common practice eases the verification effort, since every subsystem can be analyzed
in isolation. However, it acts against hardware reuse. Approaches like SDR enable both
hardware and software static reuse, i.e., a given waveform can run on different platforms
and a given platform can be used to run several waveforms. In the past five years, re-
search has been conducted to enable true dynamic reuse, i.e., several applications running
simultaneously on the same platform.
3.5.1 Handling Multiple Applications
Systems that run multiple applications are well known from the general-purpose domain,
where OSes have been around for decades. In the embedded domain, the set of appli-
cations is often known at design time, so that more design effort can be invested before
deploying the software. Already for some time, embedded devices are capable of han-
dling multiple applications running simultaneously. However, in the presence of time-
critical applications, guaranteeing that all of them meet their constraints remains an open
problem. Today, designers analyze each use case by hand to find a set of valid runtime
configurations for each application. It is evident that a manual approach cannot keep pace
with the increase in system complexity. For this reason, several (semi-) automatic solutions
can be found in the literature. Three kinds of approaches can be distinguished, namely
exact, virtualization-based and composable.
3.5.1.1 Exact Approaches
Exact solutions perform an exhaustive search of the design space. The complexity of this
approach grows exponentially with the number of applications, so they rapidly become
infeasible. Yet, for low-complexity systems, efficient optimization engines have been used
to find optimal solutions. Benini et al. [20] presented a technique for multiple applications
modeled as an acyclic task graph. They apply a logic-based Benders decomposition ap-
proach using constraint programming to solve the mapping problem for each use case.
Computed system configurations are stored for later use in runtime mapping decisions.
The authors analyze the tradeoff between the migration cost of switching to a new sce-
nario and the efficiency of that scenario. Their hardware platform template consists of
several homogeneous processors with private memories and a common shared memory.
3.5.1.2 Virtualization-based Approaches
In virtualization-based approaches, each application runs on a separate virtual machine.
Virtual machines guarantee complete isolation of applications, which is useful for mixed-
criticality applications. Lightweight virtualization has been proposed for embedded sys-
tems, e.g., in [126, 255]. It is however difficult to virtualize all platform components, e.g.,
I/O, to ensure true isolation.
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3.5.1.3 Composable Approaches
In the third type of multi-application analysis, authors focus on composable systems. Com-
posability is the degree to which the mapping analysis of an application on the system can
be performed in isolation, with as little information from other applications as possible.
A composable system guarantees that when multiple applications run simultaneously, the
same properties observed in isolation still hold, e.g., deadlock-free, throughput, latency or
memory requirements. Some authors propose systems for pure composability [4,19,100,181],
while others opt for a relaxed version [143, 144, 231], as explained in the following.
Pure composability is accomplished when the functional and temporal behavior of an
application is the same, irrespective of the presence of other applications in the system.
This is achieved by assigning each application exclusive access to platform resources
through temporal windows. Even when not used, resources of a given application re-
main invisible for other applications. This might lead to an over-dimensioned system.
Hansson et al. [4,100] presented the Composable and predictable Multi-Processor System on
Chip (CoMPSoC) platform template, an architectural concept for pure composability origi-
nated at NXP labs and now maintained by Goossens and Molnos [72]. Their platform uses
fine-grained virtualization to allow different applications, potentially written using differ-
ent MoCs, to be developed and verified in isolation. To achieve this, both the hardware
and the software infrastructure are built with the concept of resource reservation to avoid
interference among applications. In their approach, the interconnect, the memory con-
troller and the memories are predictable and composable by means of admission control
and budget enforcement based on TDM. On this hardware platform, the authors are able
to provide guarantees for CSDF applications. Moreira et al. [181], for example, presented
an algorithm for multiple real-time jobs modeled as HSDFs. The algorithm guarantees
a requested minimum throughput and maximum latency, while minimizing the usage of
processing resources. Their approach is applicable to MPSoC platforms designed follow-
ing the rules presented by Bekooij et al. in [19]. Until now, these approaches have not
been extended to more expressive dataflow models. Besides, in CoMPSoC, the problem of
determining time budgets for different applications remains open.
In relaxed composability, resources are not reserved. As a consequence, resource con-
tention may introduce deviations in the execution properties measured for each applica-
tion in isolation. Authors define a composability function that is used to compute the total
requirements of the full system and to perform admission control.
Kumar et al. [144] analyzed the impact of arbitration schemes, such as First-Come
First-Served (FCFS) and Round-Robin With Skipping (RRWS), on multiple SDF applica-
tions. The authors concluded that static analysis for such scenarios suffers from scalability
problems, or provides unreasonable performance estimates, leading to a waste of resources
or poor performance. Therefore, they proposed a resource manager that takes over admis-
sion control and resource budget enforcement. For admission control, a composability
function tests that the resource utilization stays below 100%. With their approach, they
cannot provide hard guarantees, but can achieve a higher platform utilization.
3.5.1.4 Other Approaches
Besides analyzing a set of applications for execution on a fixed platform, authors have
also addressed it as a hardware synthesis problem. Shabbir et al. [219] presented a design
flow in which a so-called Communication Assist based MPSoC (CA-MPSoC) is synthesized
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Table 3.5: Comparison of different approaches for multi-application support.
Approach Real-time MoC HW Properties Heterogeneity
Benini [20] Exact Hard Task DAG Local/Shared Mem. 7
Moreira [181] Pure composability Hard HSDF Predictable 7
Hansson [100] (CoMPSoC) Pure composability Hard CSDF Predictable 7
Kumar [144] Relaxed compos. Soft SDF Tiled with arbiter X
Shabbir [219] (CA-MPSoC) Synthesis Hard SDF Comm. assist X
Bamakhrama [15]
(DaedalusRT)
Synthesis Hard
acyclic
CSDF
Tiled 7
Thiele [248] (DAL) – 7 KPN Tiled X
MAPS Relaxed compos. Soft KPN – X
for a given set of applications. Hard and soft real-time applications are modeled as SDFs
and are scheduled in a non preemptive fashion. Very recently, Bamakhrama et al. [15]
presented the DaedalusRT framework, an extension to the Daedalus framework discussed
in Section 3.3.2. DaedalusRT performs schedulability analysis of multiple hard real-time
applications. They can generate a preemptive schedule for acyclic CSDF graphs using
multiprocessor scheduling techniques [62].
None of the multi-application approaches discussed so far addresses KPN applica-
tions. Recently, in the context of the EUropean REference TILed architecture Experiment (EU-
RETILE) [76], Thiele et al. presented the Distributed Application Layer (DAL) [248]. DAL,
an extension to the DOL framework discussed in Section 3.3.2, is a software development
framework targeting multiple KPN applications for many-tile architectures. The DAL
framework includes several considerations for fault-tolerant systems. Derin et al. [64] also
proposed a middleware for fault tolerance in NoC-based MPSoCs for KPN applications.
3.5.2 MAPS in Perspective
Approaches for multi-application analysis are summarized in Table 3.5. As shown in the
table, hard real-time applications can only be handled by pure composability approaches.
Until now, such approaches support restricted programming models and hardware, e.g.,
predictable interconnect. Relaxed approaches can deal with more expressive models, but
provide no hard guarantees.
The multi-application flow presented in this thesis (last row in Table 3.5) follows a
pragmatic approach. It makes no assumptions on the hardware platform and supports a
wider range of applications via the KPN MoC. However, it cannot provide hard guaran-
tees and is therefore not directly applicable to hard real-time applications. The intention
of the multi-application flow is to quickly filter out infeasible runtime configurations and
present to the programmer only a small set with the most promising ones. These config-
urations can then be tested via simulation by the programmer. Such semi-automatic flow
accelerates the initial fully manual approach and hence increases productivity.
Chapter 4
MPSoC Runtime Management
This thesis presents methodologies and algorithms that aim at obtaining efficient applica-
tion execution on a target MPSoC. Note that the efficiency of a parallel execution is not
only determined by the application itself and the quality of the programming flow, but also
by the efficiency of the MPSoC’s runtime system. This is especially true for applications
with fine-grained tasks, like those in the domains of interest of this thesis. For such small
tasks, heavy software stacks for multi-tasking introduce an overhead that restricts the opti-
mization space for the tool flows proposed in this thesis. In order to alleviate this problem,
this chapter presents an ASIP for accelerating runtime management, named OSIP. Along
this thesis, OSIP is used in target platforms to provide low-overhead synchronization and
dynamic task scheduling.
This chapter is organized as follows. Section 4.1 presents the OSIP architecture. The
hardware and software architecture of OSIP-based MPSoCs is described in Section 4.2.
Section 4.3 presents results that help to assess the benefits introduced by OSIP in a system-
wide context. The chapter ends with a summary in Section 4.4.
4.1 OSIP Solution
Support for MPSoC runtime systems has been the focus of several projects (see Sec-
tion 3.1.1). Pure hardware solutions found little acceptance due to flexibility and scalability
issues, which motivated the design of OSIP, a custom processor that retains the efficiency
of hardware, while adding the flexibility of software. As in every ASIP flow, the design
starts by analyzing the application that will ultimately run on the custom processor. In
the case of OSIP, the application corresponds to a generic mapping and scheduling algo-
rithm, discussed in Section 4.1.1. The architecture and the firmware are then described in
Sections 4.1.2–4.1.4.
4.1.1 Mapping and Scheduling Approach
There are many mapping and scheduling algorithms in the literature. Therefore, an ASIP
for runtime acceleration must not only support a single algorithm, but several of them in a
general structure that is open for extension. At the same time, it must account for applica-
tion classes (e.g., real-time and best-effort) and different processor types. For these reasons,
OSIP was designed for a general hierarchical mapping and scheduling approach [94].
The principle of hierarchical mapping is illustrated in Figure 4.1. Leaf nodes represent
task queues that are scheduled according to local, configurable scheduling policies. Inte-
rior nodes provide more layers of schedulers, which can be used to differentiate among
application classes. Tasks arriving to the root node are mapped to a processor within a
processing class according to a configurable mapping policy. Processing classes are user-
defined and can be determined by physical architectural features or by logical features.
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Figure 4.1: Hierarchical mapping and scheduling.
The algorithm also includes pending queues for task synchronization, shown on the left-
hand side of Figure 4.1. They can be associated with user-defined synchronization events
or with system level events (e.g., I/O or timer interrupts). The former provides means
for implementing a dataflow-like application execution and the latter allows for a task to
become ready upon completion of peripheral processing (e.g., serial communication).
An example with four leaf nodes for hard real-time, soft real-time and two different
kinds of best-effort applications is shown in Figure 4.1. The top-level scheduler imple-
ments a fixed-priority policy that schedules soft real-time tasks only in the absence of
hard real-time tasks and best-effort tasks in the absence of real time tasks. This separation
makes it easier to implement solutions to the multi-application problem out of the runtime
configurations of individual applications.
This hierarchical scheduling approach was implemented first using the C language
in order to identify potential bottlenecks that may be suitable for architectural support.
Descriptors for tasks, queues and other nodes in Figure 4.1 were implemented with a
common abstract data type (OSIP-DT). The queues are cyclic doubly-linked lists of OSIP-
DT elements. Four basic scheduling policies are supported, which can be instantiated in
any of the decision nodes. The policies are: priority-based, round-robin, first-come first-
served (see Section 2.2.1) and weighted-fair queue. The latter is an implementation of a
fair scheduling strategy [63]. For mapping, the round-robin and load balancing policies
are supported.
Two things are required to profile the generic hierarchical algorithm. First, a structure
has to be configured by defining the number of entry queues, the number of layers, the
size of the queues and the number of processing elements. Second, scheduling events
from sample applications have to be recorded to stimulate the scheduling algorithm. Dif-
ferent scheduling events would ripple through the hierarchical structure in different ways,
affecting the application profile. The scheduler structure and the scheduling events are
generated according to a video decoder and a set of artificial benchmarks (see details in
Section 4.3). The sequence of application-dependent scheduling events are recorded and
used to stimulate the hierarchical algorithm.
The application profiling was carried out on the general-purpose LTRISC processor
that comes with the Synopsys PD starter kit [239]. The LTRISC is a simple load-store
architecture with a 5-stage pipeline. The resulting instruction-level profile is shown in Fig-
ure 4.2. It shows how the application behavior is almost evenly distributed into arithmetic,
control and memory access operations (left-hand side of Figure 4.2). A peculiarity of this
profile, is that arithmetic operations are typically separated by memory accesses or branch
instructions. This is expressed by the plot on the right-hand side of Figure 4.2, The plot
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Figure 4.2: Profiling results for the OSIP application.
shows the distribution of the length of sequences of consecutive arithmetic instructions, as
observed during the profiling runs. During application execution, 46% of the sequences
contain less than three instructions (first bar in the plot). This control-dominated behavior
is due to constantly traversing the hierarchy of schedulers and iterating over task queues.
The memory-dominated execution is a consequence of repetitive indexing of the abstract
node descriptors (OSIP-DT).
4.1.2 OSIP Architecture
A typical ASIP design consists in finding repetitive patterns of consecutive instructions
that might be later implemented as a custom instruction to improve the application run-
time. Unfortunately, the instruction-level profile of the OSIP application does not display
such dominant patterns, rendering the ASIP design more challenging. As a consequence,
the architecture optimization focused on providing efficient memory access and reducing
control overhead in combination with arithmetic operations.
An overview of the final OSIP architecture is given in Figure 4.3. In addition to the
actual core, two interfaces are provided: a slave register interface and a master interrupt
interface. Through the register interface, OSIP can be integrated as a standard peripheral
on any memory-mapped communication architecture. The interrupt interface is composed
of a set of interrupt ports that serve to trigger task execution on the processors. The core
itself is a load-store architecture with a 6-stage pipeline, consisting of a prefetch stage (PFE),
a fetch stage (FE), a decode stage (DC), an execute stage (EX), a memory stage (ME) and a
write-back stage (WB). The last five stages correspond to the original stages of the baseline
LTRISC architecture. The additional PFE stage serves to prefetch the Program Counter (PC)
upon arrival of a system event, e.g., task creation or task synchronization.
When non-operational, OSIP stays in the idle state, potentially using a low power
mode. Once a request arrives through the register interface, the PC generator in PFE stage
determines the handler and sets a busy flag that protects OSIP from additional requests.
In order to avoid requests loss, a software client must not issue requests while OSIP is in
the busy state. Depending on the request, the handler decoder on the top of the program
memory in Figure 4.3 selects a handler routine, e.g., task creation or task synchronization.
During request processing, interrupt control signals can be generated at the execute stage
in order to control system-wide task execution. Finally, after executing the handler, OSIP
releases the busy flag, enters the idle state and waits for upcoming requests. The main
new instructions are:
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Figure 4.3: OSIP Architecture.
Compare and Branch: Typically conditional branches are implemented with two in-
structions, one that operates on the registers and one that modifies the PC. In OSIP, these
two steps are merged in a single instruction, with two possible syntaxes:
enh_b cond R[idx1], R[idx2]/imm4, BRANCH_ADDR
The second operand is either a register or a 4-bit immediate. The latter form is used to
check the status or type of an OSIP-DT against some constants defined by the algorithms,
e.g., scheduling policy type and mapper policy type.
Memory Access: Accelerating memory access is one of the key techniques to improve
OSIP performance. Single access is accelerated by performing index computation to fields
in an OSIP-DT in hardware. To allow efficient address generation, all OSIP-DTs are al-
located consecutively in a static array at the top of the memory (see Figure 4.3). This
memory region is invisible to the OSIP C compiler and can only be accessed by special
instructions. The syntax of the load/store instructions is:
sp_load/sp_store R[value], R[idx],W,W_MASK
where R[idx] holds the index to be accessed. W and W_MASK are a word offset and a bit
mask within an OSIP-DT. R[value] contains the value to be loaded/stored.
Update and Continue: While traversing the hierarchy, it is common to update the in-
formation in the OSIP-DT of a node and then move to the next level of the hierarchy, e.g.,
loading its parent node. This is supported by a custom instruction with syntax:
update R[idx2], R[idx1],W,W_MASK,K
1 _start:
2 enh_b eq R[it], R[head], _end
3 update R[it], R[it], w=4, hw=0, 1
4 b _start
5 _end:
Listing 4.1: Update a list.
This instruction increments by K the field determined by (W,W_MASK) of the OSIP-
DT indexed by R[idx1]. At the same time, the node at the next hierarchical level is pre-
fetched into R[idx2]. An example of this instruction is given in Listing 4.1, where a counter
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(located at halfword 0 in word 4 of an OSIP-DT) is incremented by one within a cyclic list
(see Line 3). The termination condition is checked in Line 2, by comparing for equality
against the head of the list.
Compare Nodes: A basic node-comparison instruction is provided, with syntax:
cmp_node R[result], R[rule], R[idx1], R[idx2]
This instruction directly compares two in-memory OSIP-DTs with indexes R[idx1] and
R[idx2] according to a comparison rule given in R[rule]. This allows to take the comparison
operator from memory, according to the configuration of the scheduling algorithm. The
result of the comparison is stored in register R[result].
Compare Nodes and Continue: Often, the best OSIP-DT within a list has to be found
according to a given rule. A typical implementation would use an iterator and a variable
that contains the current best element. To accelerate this, an enhanced version of the
cmp_node instruction is provided, with syntax:
cmp_node_e R[result], R[rule], R[curr_best], R[it]
In addition to the comparison, this instruction automatically updates the index of the
current best element R[curr_best]. An example for finding the best candidate in a list is
shown in Listing 4.2. The code in Line 2 checks if the list has been entirely traversed. In
Line 3, the iterator is compared against the current best descriptor. At the same time, the
best descriptor is updated, in case the candidate results to be better. The code in Line 4
retrieves the index to the next candidate in the list. In this example, the index to the next
element is located at the seventh word of the descriptor.
1 _start:
2 enh_b eq R[it], R[head], _end
3 cmp_node_e R[rslt], R[rule], R[best], R[it]
4 sp_load R[it], R[it], w=6, hw=0
5 b _start
6 _end:
Listing 4.2: Find the best candidate.
4.1.3 Implementation Results
OSIP was developed using the Language for Instruction Set Architectures (LISA) of Synopsys
PD [239]. From the LISA description, a Register Transfer Level (RTL) description and the
software tool-chain (compiler, assembler, linker and simulator) were automatically gen-
erated. The RTL description was synthesized with Synopsys Design Compiler [236] for
the Faraday 90 nm standard cell library under typical conditions (supply voltage 1.0 V,
temperature 25 ◦C). Table 4.1 shows the synthesis results in terms of area, frequency and
power estimation. The latter was obtained using Synopsys PrimeTime PX [238], while
running the benchmarks presented in Section 4.3. The table includes similar numbers for
the ARM926EJ-S processor and for two hardware solutions from Section 3.1.
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Table 4.1: OSIP synthesis results.
Area (kgates) Frequency (MHz) Power (mW/MHz)
OSIP 41 613 0.067
ARM926EJ-Sa 322 (160) – approx.b 470 (250) 0.20 (0.11)
CoreManager [165]c 492 200 1.4 (0.7)d
HOSK [196] 45,9e – –
a Values correspond to speed optimized and area optimized in parenthesis.
b Area reported by ARM in 90 nm TSMC technology without caches: 1.01 (0.5) mm2 [9]. Approximation to gate count made
by considering a Faraday NAND gate with an area of 3.136 µm2.
c Approximate values reported by the authors in a personal communication for a 130 nm technology.
d Value in parenthesis corresponds to the architecture with clock-gating enabled.
e Value reported for up to 128 threads. Technology unknown.
4.1.4 OSIP Firmware
In contrast to hardwired solutions, OSIP is programmable and hence the user has the free-
dom to define new scheduling algorithms. In order to leverage the performance of OSIP,
the custom instructions must be used, which requires a deep understanding of OSIP’s
architecture. To alleviate this problem, a firmware is provided that contains template code
and a library of low-level functions that wrap specialized instructions by Compiler Known
Functions (CKFs). The template code includes sample handler routines that can be used as
a basis to implement custom, more complex handlers.
The prototypes of three firmware functions are shown in Listing 4.3. The first function
hides dedicated instructions for memory access (accessing hidden memory region and
linking elements). The second function finds a location for the new task inside the list
described by SchedDesc with a given insertion policy. This function increments the
number of elements in the hierarchy (see Listing 4.1). The last function pops a task from
a given list with a given policy. The policy determines how the winner is selected (see
R[rule] in Listing 4.2).
1 CreateNewSchedLayer(OSIP_DT ParentLayer, OSIP_DT *pNewScheduler);
2 InsertTask(OSIP_DT SchedDesc, OSIP_DT *pTaskDesc, POLICY InsertPol);
3 PopTask(OSIP_DT SchedDesc, OSIP_DT *pTaskDesc, POLICY SchedPolicy);
Listing 4.3: Sample firmware functions
4.2 Platform Integration
This section describes the hardware and software integration of OSIP in heterogeneous
MPSoCs and introduces the ESL models used in the test platforms of this thesis. The
integration from the hardware and software perspectives is addressed in Sections 4.2.1–
4.2.2. The ESL models are the matter of Section 4.2.3.
4.2.1 Hardware Integration
Figure 4.4 shows a generic view of the hardware of an OSIP-enabled MPSoC. The OSIP
processor is shown in the upper left corner of the figure, with its program memory
(PM), its private data memory (DM) and an interrupt controller (IC). Three conditions
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Figure 4.4: Generic OSIP-based platform.
are needed for a correct hardware integration, namely (1) OSIP register interface must
be reachable through the interconnect, (2) processors’ interrupt signals must be all gen-
erated by OSIP and (3) all peripheral interrupt signals must be rerouted through OSIP.
The peripheral interrupts are decoded by OSIP’s interrupt controller (IC), which creates
task synchronization events. An additional hardware block is required if the platform
contains processing elements without interrupt support (see PE31 and PE
3
2 in Figure 4.4).
This block is called HW Proxy and is shown in the bottom right corner of the figure. The
HW Proxy allows to interface hardware accelerators and simple processors by capturing
the interrupt signals from OSIP, processing OSIP’s requests and retaining the information
in internal queues.
4.2.2 Software Integration
The processors in an OSIP-based platform interact with OSIP by sending low-level com-
mands to its register interface. These commands serve five main different purposes:
(1) Modify the scheduling hierarchy by creating scheduler descriptors and configuring
their policies, (2) create tasks and push them into queues, either in the ready or in the
pending state, (3) create pending queues, (4) ask for tasks from OSIP upon receiving an
interrupt signal, and (5) update information about the running task, e.g., update the pri-
ority according to a priority inheritance protocol.
There are a total of 50 different commands with a binary encoding designed to reduce
the traffic in the interconnect. These commands are too detailed to be directly used by
the programmer. For this reason, a set of high-level multi-tasking APIs and correspond-
ing data structures were designed. This lightweight software stack includes typical task
management functions, such as CreateTask, SuspendTask and DeleteTask, as well
as standard synchronization APIs, such as Wait and Signal.
Apart from runtime support for multi-tasking, low-level routines for boot-up and in-
terrupt handling are required for software integration. The architecture-agnostic part of
this low-level software is written in C. Different versions of the architecture-dependent
part are provided for the processing elements used in this thesis.
4.2.3 System Level Modeling
This section discusses ESL modeling issues for the virtual platforms used in this the-
sis. OSIP’s client processing elements and other system components are described in Sec-
tion 4.2.3.1, whereas the models of OSIP itself are treated in Section 4.2.3.2.
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4.2.3.1 Platform Models
LTRISC: As mentioned before, the LTRISC is a simple 5-stage pipeline processor dis-
tributed with Synopsys PD. Being the baseline architecture of OSIP, it serves to measure
the impact of the new instructions described in Section 4.1.2. Additionally, the LTRISC is
used in simple virtual platforms for case studies that are concerned with functional cor-
rectness. As system model, the virtual platforms use a cycle-accurate simulator from the
Processor Support Package (PSP) generated with Synopsys PD.
LTVLIW: This is 4-slot Harvard VLIW architecture derived from the VLIW sample
model that comes with Synopsys PD, extended with a multiplier and a bus interface.
As with the LTRISC, a cycle-accurate PSP is used in the virtual platforms. Since the
LTVLIW model has no interrupt, it is interfaced with the HW Proxy. For multi-tasking, an
implementation of Protothreads [67] on top of OSIP APIs was developed.
IRISC: IRISC stands for the ICE RISC core developed at the ICE chair. It is a RISC
processor with a load-store Harvard architecture featuring a fully inter-locked 5-stage
pipeline. Compared to the LTRISC, it has an optimized general-purpose instruction set. A
cycle-accurate simulator of this processor is used in this thesis. In contrast to the LTVLIW
and the LTRISC, the IRISC has interrupt support. This eases software integration into
OSIP-based MPSoCs. The OSIP software stack, including boot-up code, interrupt handling
and task switching was ported to this processor.
ARM926EJ-S: This is an instruction-accurate model included in the libraries of Synop-
sys PA [237]. It is used to benchmark OSIP and as host processor for several of the virtual
platforms in this thesis. The OSIP software stack is also available for it.
AMBA AHB Bus: The default system interconnect used in the virtual platforms of
this thesis is the Advanced High-performance Bus (BUS) of the Advanced Microcontroller Bus
Architecture (AMBA) protocol standard [8].
HW Proxy: This model is only included in OSIP-based platforms that include processing
elements with no interrupt support, e.g., the LTVLIW. Its behavior is modeled using an
untimed SystemC Transaction Level Modeling (TLM) approach.
Memories: The memory architecture varies across the virtual platforms used in this
thesis. The internal memories of some processors are modeled by the processor simulator
itself. External memories are modeled using SystemC TLM 2.0.
4.2.3.2 OSIP Models
As with other LISA processors, an automatically generated, cycle-accurate model of OSIP
is available for simulation. However, since the general structure of OSIP’s application is
clearly defined, it is possible to model the timing behavior in a more abstract way us-
ing timing annotations. By doing so, the simulation speed is increased by several orders
of magnitude while retaining an acceptable simulation accuracy. Due to the diversity of
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low-level commands and the open configuration of the hierarchy, it is not possible to char-
acterize OSIP’s timing by a single latency and throughput equation. Instead, the model
uses the formalisms of Tagged Signal Models (TSMs) [156] and time-annotated Communi-
cation Extended Finite State Machines (tCEFSMs). Such a model has been successfully
applied to model virtual processors in [136].
In the TSM formalism, processes (computing nodes) communicate through signals. Sig-
nals, in turn, are represented by a set of events that are pairs containing a value and a
tag (usually time). In an OSIP-based system an event is equivalent to a change on the
hardware interface of OSIP at a given time (access to the register interface, peripheral
events). A signal is a set of events that trigger a given functional behavior in OSIP, For
example, a signal for creating a new task is composed of a chronologically ordered set of
events: acquire OSIP spin-lock, receive task’s information and trigger task creation. OSIP
is represented by a tCEFSM Fosip = (Z, z0, I, f ,O,U), where:
• Z: The set of explicit states. OSIP might be in one of two states: idle or busy.
• z0: The initial state (idle).
• I: The set of input signals, which contains all possible low-level commands and
incoming interrupt signals from peripherals.
• O: The set of output signals, which contains interrupt signals to every core in the
platform.
• U = {u1, u2, . . . }: The set of implicit states, which model the internals of OSIP, e.g.,
size of internal queues, state of the register interface.
• f : Z∗ × I → Z∗ ×O: The state transition function, where Z∗ = Z×W∗ and W∗ =
W(u1)×W(u2)× . . . , with W(ui) the set of all possible values that the i-th variable
can have. The transition function is modeled by a functional C++ model of OSIP.
The execution of the firmware and the individual instructions of OSIP were statically
analyzed in order to derive timing equations and bounds. These timing relations are
defined on the input signals and the values of the implicit state variables (W∗). There are
two kinds of timing equations for a value w ∈W∗ and input signal s ∈ I:
• ∆tdsw = f
s
d(w): Represents the time delay during which OSIP stays in the busy state.
• ∆trsw = f
s
r (w): Represents the response time at which OSIP produces an output.
Consider the example in Figure 4.5. A general hierarchy is shown in Figure 4.5a, with
several parameters that define it (I1, k1, k2, . . . ) and form part of the implicit state variables.
Figure 4.5b presents a sample transition diagram with the annotated timing equations for
the incoming signal snew, which models task creation. The diagram shows two possible
paths. The one on the left is followed if the new task leads to an interrupt signal genera-
tion. The interrupt is generated after a response time ∆trsw modeled by the first equation
on the right-hand side of the figure. After the interrupt is generated, OSIP remains busy
for additional ∆tdsw−∆tr
s
w cycles. The second path in the diagram corresponds to the case
in which the task is added to the structure without generating an output. The processing
time along this path varies with parameters that are not modeled by state variables. For
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Figure 4.5: Example of OSIP tCEFSM model.
this reason, only an upper bound is provided for this path (see the third equation on the
right-hand side of the figure). More complex scenarios are modeled in a similar way.
Besides accelerating system simulation, the abstract model helps MPSoC and firmware
designers in several ways. For example, typical interrupt latencies (∆trsw) under different
load scenarios can be derived easily from the model. Furthermore, the difference between
∆tdsw and ∆tr
s
w defines design constraints for low-level subroutines on the MPSoC cores,
e.g., time constraint for a context switch.
4.3 Benchmarking
This section presents an analysis of the performance of OSIP in a system-level context.
The test environment is described in Section 4.3.1. The results on synthetic benchmarks
and on a real-life application are presented in Section 4.3.2 and Section 4.3.3 respectively.
4.3.1 Experimental Setup
The performance of OSIP was tested on a virtual platform with a variable number of
ARM926EJ-S processors. The processors are connected to an AHB bus and have access
to a shared memory. The ARM processor was selected because it has the highest perfor-
mance from the list in Section 4.2.3.1. A higher processing speed helps to better stress the
platform, and OSIP in particular. Note that a homogeneous setup was chosen, since the
nature of the client processors does not affect OSIP timing. Heterogeneous OSIP-based
platforms are used later in this thesis. The clock of the virtual platform is set to 200 MHz
(including the OSIP clock). In this section, timing results are given in terms of cycles.
To isolate the effect of OSIP in the system, an ideal interconnect, caches and coherence
protocols were assumed. In this way, the measured overhead comes from OSIP itself and
other factors are left aside. These factors have to be solved separately in order to optimize
an MPSoC and are not in the focus of this thesis.
The purpose of the next two sections is to compare the performance of OSIP against
other programmable approaches and to assess the quality of the formal model. OSIP is
therefore compared against the following models:
1. LT-OSIP: This model corresponds to the OSIP functionality running on the cycle-
accurate LTRISC simulator. This allows to observe the improvement of OSIP with
respect to its baseline architecture. For this purpose, the OSIP firmware was ported
to LTRISC. The LTRISC processor was extended with master and slave interfaces.
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Figure 4.6: OSIP’s synthetic benchmark results.
2. ARM-OSIP: Similarly, this model corresponds to the OSIP functionality running on
the ARM926EJ-S simulator. This allows to compare the performance of OSIP against
a widespread commercial architecture. Besides, having an ARM to steer application
execution within a heterogeneous MPSoC is a common practice. This comparison
serves to assess the gain obtained if OSIP were used instead.
3. ABS-OSIP: This is a SystemC TLM model of OSIP that includes the formal model
presented in Section 4.2.3.2. Comparing OSIP against ABS-OSIP serves to assess the
quality of the formal model.
4. UT-OSIP: This is an untimed TLM model that corresponds to the ABS-OSIP model
without timing annotations. Comparing against UT-OSIP allows to judge how far
OSIP is from an ideal runtime manager that processes requests in zero-time.
4.3.2 Synthetic Benchmarking
A synthetic multi-tasking application was manually created which allows to measure the
scheduling overhead for tasks of different sizes and different load situations. The follow-
ing parameters are used in this benchmark:
• Number of ARM processors: n ∈ {2, 4, 8, 12, 15}.
• Average application load (length of the task queues): m ∈ {2, 4, 8, 12, 16}.
• Task size (in kcycle): t ∈ {5, 10, 20, 25, 50, 100, 250, 500}.
The results of a total of 1000 simulation runs1 are summarized in Figure 4.6. The figure
shows the average overhead for different tasks sizes relative to the overhead introduced
by OSIP. The overhead is computed by measuring the percentage of the time that each
processor spends outside the application code. This includes the time spent inside OSIP
API calls, the time spinning on the OSIP interface and the time the processor is in the
1 The total of 1000 simulations results from all possible parameter combinations: 5 processor configu-
rations, 5 load configurations and 8 task-size configurations.
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Figure 4.7: OSIP operational ranges. a) Areas of operation under 80% OSIP utilization.
b) Areas of operation under 60% OSIP utilization.
idle state. The overhead is averaged over all combinations of n and m. OSIP introduces
3.4 and 4.9 times less overhead than ARM-OSIP and LT-OSIP respectively. Figure 4.6 also
shows that the abstract model closely matches OSIP’s performance. The average overhead
of ABS-OSIP is only 1.3 higher than that of OSIP. The timing estimation error is due to
conservative assumptions in the abstract model. Finally, note that UT-OSIP introduces
an overhead that is comparable to that of OSIP (only 1.18 times higher). The UT-OSIP
curve measures the overhead introduced by the multi-tasking software layer which does
not disappear even if OSIP processed requests in zero-time.
The overhead shown in Figure 4.6 translates into a task-size limit below which a sys-
tem becomes impractical. For a 15-processor configuration, OSIP hits this limit at 25
kcycle, whereas ARM-OSIP and LT-OSIP hits it at 100 and 250 kcycle respectively. For
an 8-processor configuration the observed limits were 10 kcycle for OSIP, 25 kcycle for
ARM-OSIP and 50 kcycle for LT-OSIP. These limits are determined by the load of the OSIP
implementation – the more loaded the OSIP processor is, the more delay is introduced
in the system. By fixing the maximum allowed load of OSIP, it is possible to identify
operational ranges for the different implementations of OSIP. These ranges are shown in
Figure 4.7 for two typical situations. Figure 4.7a shows the operational ranges for a max-
imum permissible load of 80%, while in Figure 4.7b the load is restricted to 60% or less.
In the figure, every operational point (task size, processor count) to the right of a shaded
area is allowed. For example, all implementations can run tasks of 250 kcycle on a 8-core
configuration. If the task size is reduced to 50 kcycle, LT-OSIP ceases to operate in both
80% and 60% cases and ARM-OSIP remains operational only in the lax 80% case. In sum-
mary, the figure shows that OSIP truly extends the range of operation as compared to the
ARM926EJ-S processor and the LTRISC baseline architecture.
Finally, across all the different operational points it is possible to measure the average
scheduling latency. In the case of OSIP, this latency was of 930 cycles, measured from the
moment the request arrives at OSIP’s interface to the moment the task starts executing in
the target processor. Embedded OSes with multi-processor support feature delays of an
order of magnitude higher. For example, the latency in RTEMS, RTLinux and VxWorks
have been reported to be 21, 20 and 120 kcycle respectively [230].
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Figure 4.8: OSIP’s results for H.264 decoding.
4.3.3 H.264 Application
Synthetic benchmarking serves to observe general characteristics of the OSIP solution.
However, it says little about the impact of these characteristics on real-life applications.
For this reason, this section analyzes the performance of an H.264 video decoder with the
different implementations of OSIP. To quantify the application performance, the average
frame-rate is used, measured in frames-per-second (fps). The parallel implementation of
the H.264 decoder follows the 2D-wave concept [32]. Due to this parallelization approach
and the video format, the application has a theoretical maximum speedup of 8x which
represents the maximum amount of macro blocks that can be processed in parallel. The
true maximum depends on the video sequence. Dynamic sequences typically feature more
dependencies among macro blocks, which reduces the maximum parallelism.
The benchmarking results of the H.264 application are shown in Figure 4.8. These
results are in accordance with the trends observed in the synthetic benchmarks. UT-OSIP,
the version that reported the lowest average overhead, is also the version that produces
the best application performance. Similarly, the worst application performance is achieved
with LT-OSIP, which also reported the highest average overhead in Figure 4.6. As the figure
shows, ARM-OSIP and LT-OSIP saturate at around 25 and 20 fps, while OSIP achieves a
maximum of 34.9 fps. In order to achieve a framerate of 25 fps, 7 cores are needed in an
ARM-OSIP-based platform while 4 processors are enough when using OSIP. Also in this
study, the abstract model closely follows the performance of OSIP.
The straight thin line in Figure 4.8 shows the maximum speedup, computed by mul-
tiplying the rate on a single processor of around 8 fps by the number of processing ele-
ments. The deviation observed from the theoretical maximum is due to the overhead of
the multi-tasking APIs and the restricted parallelism of the application. The maximum
speedup achieved by OSIP was of 4.36x, by ARM-OSIP of 3.12x and by LT-OSIP of 2.5x.
Note that the curves in Figure 4.8 start to saturate at around 5 and 6 processors. This
saturation point possibly indicates a true maximum speedup of 5x to 6x as opposed to the
theoretical maximum of 8x.
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4.4 Synopsis
This chapter presented the OSIP processor and its associated lightweight runtime system.
It also introduced the simulation models used in the virtual platforms throughout this
thesis. As the benchmarking showed, an OSIP-based MPSoC can efficiently execute appli-
cations with fine-grained tasks, which is key for some of the case studies in the upcoming
chapters. However, this by no means implies that the methodologies presented in this
thesis are only applicable to OSIP-based systems. In fact, MAPS also includes code gen-
eration for mainstream parallel programming APIs such as Pthreads and MPI as well as
proprietary APIs, e.g., for TI OMAP processors.
The benchmarking presented in this chapter included simplifications of the target
hardware platform, such as an idealized interconnect as mentioned in Section 4.3.1. More
hardware-oriented considerations as well as a scalability analysis of OSIP are the matter
of current research and out of the scope of this thesis.
Chapter 5
Sequential Code Flow
Chapter 1 alluded to the problem of sequential code in current embedded systems, show-
ing that methodologies and tools are needed to help migrate legacy code to new parallel
platforms. As discussed in Section 3.2, state-of-the-art solutions differ from each other
in the problem setup, e.g., input language, programming restrictions, parallel output and
target platform characteristics. This chapter describes a solution to the sequential problem
with the setup presented in Section 2.4.
The chapter is organized as follows. Section 5.1 describes the overall tool flow to
obtain a parallel specification from a sequential C application. Sections 5.2–5.4 provide
details about the main phases of this flow, followed by examples in Section 5.5. There-
after, Section 5.6 lists the deficits of the current implementation. The chapter ends with a
summary in Section 5.7.
5.1 Tool Flow Overview
An overview of the sequential flow is shown in Figure 5.1. The inputs to the flow are the
application code itself and the architecture model. The main goal of this flow is to obtain
a suitable parallel implementation that can be then transformed into a parallel program, e.g.,
using CPN or Pthreads. Although this chapter’s focus is on methodologies and algorithms
for parallelism extraction, a semi-automatic code generator is also included in the flow.
The flow in Figure 5.1 is divided into three phases. (1) The analysis phase, in Fig-
ure 5.1a, produces a graph representation of the application that includes profiling infor-
mation, i.e., the sequential application model from Definition 2.29. This phase accounts
for the first step of the sequential problem in Section 2.4.2. (2) The parallelism extrac-
tion phase, in Figure 5.1b, accounts for the remaining two steps of the sequential problem
statement. (3) Lastly, the final backend phase in Figure 5.1c, is in charge of exporting the
parallel implementation in different formats. The tool flow uses the open source projects
LLVM [150] and Clang [149]. These projects are briefly introduced in Section 5.1.1. There-
after, Section 5.1.2 gives an overview of the tool flow components.
5.1.1 Clang and LLVM
Previously, the MAPS sequential flow was implemented on top of the LANCE compiler
framework [160]. To improve the robustness of the flow and extend its capabilities to the
ANSI C99 standard, the compiler framework was migrated to LLVM. This migration also
makes it possible to reuse the static code analysis facilities that continue to be improved
within the active LLVM community. This includes state-of-the-art points-to analysis [151]
and array analysis for polyhedral optimizations [252].
LLVM is an open source compiler project that includes a collection of subprojects.
It is currently used in industry by several companies, such as Adobe, Apple, Cray and
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Nvidia. Among LLVM subprojects, the sequential flow uses the LLVM Core libraries,
which includes the LLVM IR and the Clang C/C++ frontend. Two main LLVM passes
are implemented in the sequential flow: a code instrumentor and an application model
builder (see Figure 5.1a). The LLVM IR is a 3AC executable representation of the appli-
cation. The IR uses virtual registers in Static Single Assignment (SSA) form [150], which
simplifies data dependency analysis. Three more features of LLVM are important within
the sequential flow. First, it provides a unified interface to index arrays through the in-
struction getelementptr, simplifying array analysis. Second, it has a type system that is
both language and target independent, which is beneficial in the context of heterogeneous
MPSoCs. Finally, its rich debugging information enables good interaction with the user.
Clang was selected as the frontend of the sequential flow since it is the native LLVM
frontend. Besides, its Rewriter class is used for code generation (see Section 5.4).
5.1.2 Tool Flow Components
The sequential flow shown in Figure 5.1 is composed of several smaller components. The
brief description provided in this section intends to give an overall understanding of the
functionality of each component. How this is achieved is discussed later in this chapter.
5.1.2.1 Analysis Phase
The purpose of the analysis phase in Figure 5.1a is to obtain a model of the sequential
application as in Definition 2.29. This is achieved through the following steps.
Pre-Processing: This component changes the format of the C code (Reformat C in the
figure). It ensures that every line of code contains no more than one C statement. It also
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exports a file that allows later tools to relate statements to lines of code (Line info in the
figure). This step eases back-annotation of analysis results to the source code.
Frontend: the Clang C/C++ frontend is used to produce LLVM bytecode (bc in the figure),
which is an on-disk binary representation of the LLVM IR.
Instrumentation: This component inserts bookkeeping functions that record the sequence
of basic blocks that are executed and the way memory is referenced. Basic block instru-
mentation enables obtaining a sequential profile, i.e., the values of πA for elements in
(SAstmt ∪ BB
A ∪ SAf ∪ E
A
c ∪ E
A
cg) ⊂ SE
A (see Definition 2.28). Memory instrumentation en-
ables dynamic DFA, which is needed to construct the CDFGs. Furthermore, it provides
the profiling information for the data edges, i.e., for elements in EAd ⊂ SE
A. Two files are
produced after instrumentation: the instrumented and the annotated bytecode (Instrum.bc
and Annot.bc in the figure). The latter contains the LLVM IR annotated with unique iden-
tifiers, used to associate profiling information with original application elements.
Host Compile and Execution: The instrumented version is compiled for the host and
linked to the implementation of the bookkeeping functions (uTracer library in the figure).
After host execution, the instrumented binary produces a trace file that records all the
information tracked during execution.
Building a Model: This component is in charge of actually constructing the application
model (see Definition 2.29) and annotating the profiling information. The unique identi-
fiers that appear in the trace file are used to retrieve the IR elements.The line information
is used to associate values collected for the IR with source code lines.
Graph Analysis: This component performs analysis on the application model and adds
target-dependent information. It identifies hot spots and collect information at the level of
loops and functions. The architecture model is used for performance estimation.
5.1.2.2 Parallelism Extraction Phase
The second phase in Figure 5.1b encompasses graph clustering and parallelism pattern
detection algorithms (recall Section 2.4.1.6). In addition to the parallel-annotated applica-
tion model, this phase also produces recommendations to the programmer (Recom in the
figure), which help identifying variables that hinder parallelism.
5.1.2.3 Backend Phase
The purpose of the last phase in Figure 5.1c is to produce a parallel implementation, based
on the output of the previous phase. The components of this phase are:
C Backend: This backend produces a parallel implementation that uses the MPI and
Pthreads APIs (parallel C in the figure). It also produces compiler scripts that use the
actual target tool-chains (Makefile in the figure).
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Algorithm 5.1 Control Flow Instrumentation.
1: procedure CFinst(IR = (Sstmt, Sf))
2: for f ∈ Sf do
3: s1 ← First(S
f
stmt), sn ← Last(S
f
stmt)
4: if f = main then
5: InsertBefore(IR, _MT_Init(), s1 ), InsertAfter(IR, _MT_Exit(), sn)
6: end if
7: InsertBefore(IR, _FT_EnterFunction( f ), s1)
8: InsertAfter(IR, _FT_ExitFunction( f ), sn)
9: for BB ∈ BB f do InsertBefore(IR, _BBT_EnterBB(BB), slead ∈ BB) → slead: BB leader
10: end for
11: end for
12: for s ∈ Sstmt do
13: if s = call f ∈ Sf then InsertBefore(IR, _FT_StCallingIRStm(s), s)
14: end if
15: end for
16: return IR → Instrumented IR
17: end procedure
Target and Host Backends: The MPI-Pthreads implementation of the application can
be compiled either for the target or for the host. The host backend makes it possible to
comfortably debug the functionality of the parallel implementation on the host.
Manual CPN Conversion: This is the only part of the flow that is not automated. It
represents a manual process in which the C application is turned into a CPN specification
with the help of the CPN hints and the recommendations. In contrast to the fixed and
general purpose MPI-Pthreads implementation, a CPN version makes it possible to use
the complete software synthesis flow presented in Chapter 6, with more elaborate mapping
of computation to processing elements and communication to communication APIs.
5.2 Application Analysis
This section details the main components of the analysis phase in Figure 5.1 Tracing is
discussed in Section 5.2.1 and model construction in Section 5.2.2. Section 5.2.3 revis-
its the problem of performance estimation in the context of the sequential flow. Finally,
Section 5.2.4 describes the results exported by the graph analysis component.
5.2.1 Application Tracing
The tracing process takes a sequential application (and its input) and produces a trace file.
This process is similar to the original MAPS tracing process in [46]. It is therefore only
briefly reviewed. Application tracing starts by instrumenting the application IR. This is
done by control flow and memory instrumentation passes.
Algorithm 5.1 shows the pseudocode of the control flow instrumentation pass. It
receives as input the application IR (see Definition 2.19) and returns an instrumented
version of it. The functions First and Last in Line 3 return the first and the last statements
from the set of function statements (by construction, every function has a single entry
and exit point in the flow). The functions InsertBefore and InsertAfter insert call
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Algorithm 5.2 Memory Instrumentation.
1: procedure DDFAinst(IR = (Sstmt, Sf))
2: InitGlobalVars(IR)
3: for f ∈ Sf do InitLocalVars( f )
4: end for
5: for s ∈ Sstmt do
6: if s = load ∨ store then
7: i ← GetAccessInfo(s), InsertBefore(IR, _DDFA_TraceMem(i), s)
8: end if
9: end for
10: return IR
11: end procedure
statements to the IR before and after a given statement. For every function in the IR, the
instrumentor inserts a call to _FT_EnterFunction before its first statement and a call to
_FT_ExitFunction after its last statement (Lines 7–8). In the case of the main function,
the functions _MT_Init and _MT_Exit are added as well. The entrance to every basic
block is also instrumented by adding a function call to _BBT_EnterBB before every basic
block leader (Line 9). Finally, every function call is instrumented by adding a call to
_FT_StCallingIRStm before every call statement.
The pseudocode for the memory instrumentation pass is shown in Algorithm 5.2. The
function InitGlobalVars inserts instrumentation calls for every global variable defined in
the application. Similarly, the function InitLocalVars instruments the local variables of
every function. The code in Lines 5–9 instruments all memory access instructions (load
or store). Since LLVM does not model registers at the bytecode level, accesses to local
variables are also implemented by pointer dereferencing. For this reason, the function
GetAccessInfo first analyzes the type of access to distinguish among ordinary local vari-
ables, arrays and true pointer access. For example, array accesses are characterized by a
call to the getelementptr function mentioned before. For an array access, the offset that
is accessed is passed to the instrumentation function _DDFA_TraceMem.
The main instrumentation functions are listed in Table A.1. These functions are all
implemented in the uTracer runtime library, which is linked to the binary to obtain the
instrumented host executable (see Figure 5.1a). After running this executable, the trace file
is finally produced. Figure 5.2 shows an example of a trace file for a simple application.
For the sake of clarity, instead of using the IR (ex.bc), the control flow is annotated
to the original C code in Figure 5.2a, with the basic block identifiers generated during
tracing. The trace file in Figure 5.2b first shows that the main function started executing
after being called from dummy statement s0 (s:0 in Line 1). Thereafter, BB2 was entered,
during which function foo was called from statement s16 (in Lines 2–3). Within foo, BB1
is executed (Line 4), which contains an access to array A. The access information in Line 5
specifies that: (1) the statement causing the access is s5, (2) it is a read access (’r’), (3) the
array is local (’l’), (4) it is in the stack of function foo, (5) when foo is called from call
site 1, (6) the array name is A, (7) its base type is 8 which stands for int and (8) the offset
of the access is 20, i.e., the fifth element of the array. Compare this information with the
read accesses to the global array A within the for loop in Line 9 and Line 11 of the trace
file. Notice also, that when foo is called for the second time, the call site information is
the only thing that changes (see Line 15). The call site information added to the memory
instrumentation enables context-sensitive DFA.
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b)a)
1:s:0:enter:main:ex.bc
2:2
3:s:16:enter:foo:ex.bc
4:1
5:m:5|r||l|foo|1|A|8|20
6:exit:foo:ex.bc
7:m:17|w||g|A|8|32
8:3, 4
9:m:27|r||g|A|8|0
int A[10];
int foo() { int A[10]; return A[5];}
int main() {
    int s = 0, i;
    A[8] = foo();
    for (i = 0; i < 2; i++) {
        s += A[i * 4];
    }
    A[2] = foo();
    return 0;
}
10:5, 3, 4
11:m:27|r||g|A|8|16
12:5, 3, 6
13:s:36:enter:foo:ex.bc
14:1
15:m:5|r||l|foo|2|A|8|20
16:exit:foo:ex.bc
17:m:37|w||g|A|8|8
18:exit:main:ex.bc
Figure 5.2: Trace file example. a) Application code (ex.c). b) Trace file.
5.2.2 Building the Application Model
After obtaining the execution trace, the actual model construction starts. A detailed flow
of this process is shown in Figure 5.3. As inputs it takes the trace file, the line information
generated during pre-processing and the annotated bytecode of the application. Recall
that this annotated version includes unique identifiers assigned to statements and basic
blocks during instrumentation.
The first component of the flow in Figure 5.3 performs standard static LLVM analy-
sis, which includes, among others, control and data flow analysis as well as call graph
generation. The second component is a plugin added to LLVM that changes the CDFG
representation to a Dependence Flow Graph (DFG) representation1. The DFGs of all the
functions in the IR are built using the technique described in [122]. In addition to normal
CDFG nodes, DFGs have switch and merge nodes. These nodes are used to add control
information to data dependencies. As a consequence, data dependency information (def-
use chains) is more explicit in a DFG, which eases the later clustering and code generation
process. Additionally, the DFGs generated by the second component include loop entry
and exit nodes. These nodes are used to collect dependency information and to annotate
the results of loop analysis for partitioning.
The third component in Figure 5.3 is in charge of parsing the execution trace and
producing the sequential profile (πA : SEA → N in Definition 2.28). Building the control
flow profile, i.e., for elements in (SAstmt ∪ BB
A ∪ EAc ) ⊂ SE
A, is a straightforward process
that consists in counting appearances of basic block identifiers in the trace. The same
holds for function profiling, i.e., for elements in SAf ⊂ SE
A. Additionally, the calling
statements exported in the trace allows to distinguish different call sites and add profiling
information to the edges in the CG, i.e., for elements in EAcg ⊂ SE
A.
The memory information in the trace is used to extend the static data flow analysis
with dynamic information. In other words, it is used to complete the set of data edges EAd
and define the values πA(e)∀e ∈ EAd ⊂ SE
A. The way the dynamic data flow information
is collected from the trace is described in [46].
The last component in the flow makes sure that the final DFGs are consistent by merg-
ing static and dynamic information and solving potential conflicts. Conflicts appear when
a dependency is not recognized by the static analysis. New edges coming from the dy-
namic analysis may invalidate initial static edges. Consider as an example the code in
Listing 5.1. If static analysis happens to miss the definition in Line 5 of variable a, a data
1 If not said otherwise, in the rest of this thesis, DFG stands for a function’s Dependence Flow Graph
and not for a Data Flow Graph (see Definition 2.24).
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Figure 5.3: Flow for building an application sequential model.
flow edge would be created from the statement in Line 4 to the statement in Line 6. The
dynamic information would add an edge between the statements in Lines 5–6 which in-
validates the previous static edge. Such conflicts appear since the static analysis is not
carried out in a conservative fashion. A conservative static flow analysis would add many
may-dependencies that would clutter the DFGs hampering parallelism extraction.
1 int foo() {
2 int a;
3 int *pa = &a;
4 a = 0; // Definition observed by static DFA
5 *pa = 1; // Definition observed by dynamic DFA
6 a += 42; // Use variable a
7 return a;
8 }
Listing 5.1: Conflicting static and dynamic DFA.
5.2.3 Sequential Performance Estimation Revisited
The different methods of performance estimation used in this thesis were presented in
Section 2.2.2. In the sequential flow, fine-grained performance estimation is needed, at the
level of basic blocks or even statements. For this reason, some of the methods become im-
practical. An annotation-based approach, for example, would require the programmer to
specify the execution time of every basic block for each processor type. Instrumentation at
the basic block level would introduce too much overhead for simulation and measurement
based approaches. This could be circumvented by only executing the portions of code that
are proposed for partitioning. Notice however that this would require the partitioning pro-
cess to include several execution rounds (on the simulator or on the target architecture).
The turn around time of these two approaches would be therefore prohibitively large.
For the aforementioned reasons, the graph analysis component of the sequential flow
(see Figure 5.1) only uses table and emulation based estimation approaches. The table-
based approach works as discussed in Section 2.4.1.4, with the IR operations defined by
the LLVM basic instructions.
The table-based approach was extended in order to cope with non-scalar architectures,
e.g., VLIW. The extension consists in multiplying the result of the estimation for a basic
block by a constant factor. Consider a basic block BB with DFG DFGBB to be executed
on an architecture with k parallel functional units. Let tASAP be the time reported by
an As Soon As Possible (ASAP) scheduler over the DFG. Recall the table-based sequential
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Figure 5.4: Sample analysis results in the MAPS IDE.
execution, as defined in Section 2.4.1.4, tˆseq =
∑
s∈BB ζ
PT
tb (s). The cost estimation for the
target architecture is then given by
ζPT,sttb (BB) = max
(
1
k
,
tASAP
tˆseq
)
· tˆseq (5.1)
5.2.4 Analysis Results
The last component of the analysis phase traverses the application graphs and exports
execution statistics. This includes a line profile, a list of hot spots and annotated graphs
for visualization. The line profile shows which lines in the source code are executed the
most. The list of hot spots helps the programmer to identify where to focus the analysis.
In addition to the execution statistics, the graph analysis component collects information
at the level of loops and performs an early analysis of potential parallelism patterns (TLP,
DLP or PLP). An example of the analysis results, as seen in the MAPS IDE, is shown in
Figure 5.4. The original code corresponds to the small application from Figure 5.2a. The
code and the line profile can be visualized in a normal C source editor, as shown on the
left-hand side of Figure 5.4 (see the percentages to the right of the line numbers). The
information collected for the loop in the main function is shown in a yellow box. The CG
of the application is shown in the middle of the figure, with two edges, representing the
two call sites to function foo. The left-hand side of the figure shows a portion of the DFG
of the main function. It is possible to identify the loop entry node, a portion of the for
condition and the switch node corresponding to the control flow introduced by the loop.
Graph analysis collects information at the level of loops and functions, which is im-
portant for the parallelism extraction and the code generation phases. In the case of loops,
the following annotations are added to the loop entry nodes:
1. Loop type: This field indicates whether or not the loop is well structured. That is,
if the loop has only one entry, one exit point and only one backward edge, i.e., no
break, continue nor return statements.
2. Induction variables: This fields indicates which variables are used to control the
iterations of the loop. Loop carried dependencies due to these variables are therefore
ignored during parallelism extraction.
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3. Profiling: This field records how often the loop was executed and the average trip
count. This information is important for assessing the benefit of parallelization
strategies such as DLP or PLP. Note, for example, that the efficiency of a pipeline
depends on the amount of iterations.
4. Loop carried dependencies: These dependency edges are explicitly recorded in the
header, so that later phases can access the information rapidly.
5. I/O dependencies: These are dependencies that reach and leave the loop.
Functions are analyzed for reentrancy, i.e., whether or not they can be executed par-
tially and then be re-executed with a correct completion. Reentrant functions are easily
parallelizable, since several copies can run simultaneously. The following conditions are
checked to determine if a function is reentrant:
1. The function must not modify global data.
2. The function must not have internal state (no static variables).
3. The function must not call other non reentrant functions.
All this information is reported in the form of log files to the user and flows into the
parallelism extraction phase, discussed in the next section. In the case of library functions
that are not visible to the flow, a whitelist of system functions that are known to be reentrant
is provided to the analysis.
5.3 Partitioning and Parallelism Extraction
Until now, this chapter described how the sequential application model is constructed,
which accounts for the first step of the sequential problem in Section 2.4.2. The remaining
two steps of the problem definition are discussed in this section, namely how to obtain
a parallel annotated model and how to select a suitable parallel implementation. Sec-
tion 5.3.1 briefly reviews the graph clustering approach of the MAPS framework. There-
after, Section 5.3.2 describes how parallelism patterns (TLP, DLP and PLP) are identified
and annotated to the function graphs (second step of the problem definition). Section 5.3.3
then explains how the parallelism extraction at the level of functions is treated at the level
of a complete application (third step of the problem definition).
5.3.1 Graph Clustering
The clustering approach in the MAPS framework has been reported in [46]. This section
briefly discusses its main ideas.
The goal of the clustering process in the MAPS framework is to fragment a sequential
application into blocks of a given granularity suitable for parallelism extraction. Typical
compiler granularities are either too fine or too coarse and highly depend on the program-
ming style. On the one hand, statements represent the lowest granularity level, which is
clearly too fine-grained. On the other hand, the granularity of basic blocks and functions
is determined by the programming style. These observations motivated the definition of
a new entity, called Coupled Block (CB).
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Definition 5.1. A coupled block (CB f ) is a subgraph of the graph representation of a
function f at the statement level (CDFG or DFG) that has a single entry and a single exit
and is densely connected. More formally, given a graph DFG f = (S
f
stmt, E
f
c ∪ E
f
d , varsize)
and profiling information function πA, a cluster C = {s1, . . . , sn} ⊆ S
f
stmt with induced
subgraph G = (C, EC) is a coupled block if:
1. Single entry/exit: There are two nodes in the subgraph that dominate and postdom-
inate every node in the cluster, and no node outside the cluster is dominated and
postdominated by these nodes, i.e.,
∃sentry ∈ C, pred(sentry) ∩ C = ∅ ∧ ∀s ∈ C, sentry dom s
∃sexit ∈ C, succ(sexit) ∩ C = ∅ ∧ ∀s ∈ C, sentry pdom s
∀s ∈ S
f
stmt, (sentry dom s ∧ sentry pdom s)⇒ s ∈ C
(5.2)
2. Densely connected: The amount of data that is transported during runtime must be
high, compared to a given threshold T. This is modeled by
wd ·
∑
e∈E
f
d
varsize(e) · π
A(e) + wc ·
∑
e∈E
f
c
πA(e)
tC
> T (5.3)
where tC is the sequential time estimation for the execution of the statements in C.
Notice that the control edges are also considered in the ratio, since they introduce
synchronization overhead. The normalizing factor in the denominator (tC) serves
to scale communication in a similar way as it is done in ratio-cut approaches. The
programmer can try out different values of the threshold T to tune the granularity
of the clusters.
MAPS determines a good partitioning into CBs by using a hierarchical clustering al-
gorithm (see Definition 2.32) based on DBSCAN [75]. Further details can be found in [46].
After the partitioning process, all the functions are represented by partitioned graphs in
the sense of Definition 2.33.
5.3.2 Discovering Parallelism Patterns
The initial clustering approach of the MAPS framework heavily relied on the user to pro-
duce the final parallel implementation. It was up to him to decide if two clusters which
were loosely connected by data dependencies would actually feature a good degree of TLP.
Besides, DLP and PLP are not explicitly addressed by a plain clustering approach. This
section presents new heuristics that expose all different kinds of parallelism, and reduce
the amount of user interaction needed to obtain a parallel implementation.
Figure 5.5 shows the parallelism patterns introduced in Section 2.4.1.5, as seen in a de-
pendence flow graph. Discovering those patterns from a DFG is a straightforward process.
It is more challenging to decide when a given pattern exposes relevant parallelism. The
way this is done is described in Sections 5.3.2.1–5.3.2.3. The discussion in those sections is
based on a measure of the efficiency of the parallel execution.
Definition 5.2. The parallel efficiency of a portion of code with sequential execution time
tseq and parallel execution time tpar when running on nPE cores is defined as:
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η =
tseq
tpar · nPE
(5.4)
The sequential execution time can be obtained by using some of the performance
estimation functions on any given processor type. The parallel execution time must be
estimated, depending on the type of parallelism, communication costs and other factors.
The goal of the parallelism extraction process is to reduce tpar while retaining an acceptable
parallel efficiency, as close as possible to unity. For acceptable results, η ∈ (1/nPE, 1). That
is, a parallelization scheme for which tpar > tseq is not acceptable.
5.3.2.1 Analysis for TLP
As mentioned before, clusters in a partitioned graph explicitly express potential TLP. In
general, TLP is characterized by nodes which feature few data dependencies, or no de-
pendency at all. The benefit of actually creating tasks for each cluster depends on several
factors. This is shown graphically in Figure 5.5a for two different configurations of a two-
clusters graph. As the figure shows, the efficiency of the parallel execution depends on
the program points that create the dependencies and the time it takes to communicate the
data (∆t in the figure). If the data is produced late and needed early in the clusters, the
parallel execution could be even longer than the sequential one.
The pseudocode for TLP analysis is shown in Algorithm 5.3. It receives as inputs
the DFG of a function and the results of graph clustering (CDFG
f
i ) and returns a new
clustering (CDFG
f
o ) improved for TLP. The function CollapseCF in Line 2 collapses all
control flow structures in the function’s DFG so that the remaining control flow is linear.
This means that complete if-then-else regions and loops are clustered together. Loops
are therefore ignored in this algorithm and are later analyzed for DLP and PLP. The loop
in Lines 4–11 walks the linear list and merges every two consecutive clusters that display
a parallel efficiency lower than a threshold (η∗ in Line 8). The target-dependent sequential
time tseq is computed using Equation 5.1 for all the basic blocks in clusters C and C
′. The
parallel execution time tpar is obtained from an ASAP scheduling of the two clusters on
any given PE, using the fastest communication primitive to estimate data communication
costs. The computation of tseq and tpar is illustrated on the right-hand side of Figure 5.5a.
The Gantt Charts show the results of the ASAP schedules for two sample situations.
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Algorithm 5.3 Improving TLP.
1: procedure TLPfind(DFG f , CDFG
f
i )
2: CollapseCF(CDFG
f
i )
3: C ← First(CDFG
f
i ), C
DFG f
o ← ∅
4: while succ(C) 6= ∅ do
5: C′ ← succ(C) → Next cluster in the linear control flow
6: tpar ← ASAP({C,C′}, DFG
f ), tseq ← SeqTime({C,C′}, DFG
f )
7: η ← tseq/(2 · tpar)
8: if η < η∗ then C ← C ∪ C′ → η∗ ≥ 0.5
9: elseCDFG
f
o = C
DFG f
o ∪ {C}, C ← C
′
10: end if
11: end while
12: if C /∈ CDFG
f
o then C
DFG f
o ← C
DFG f
o ∪ {C}
13: end if
14: return CDFG
f
o
15: end procedure
Although the example in Figure 5.5a has only one dependency edge, it is easy to
understand how this applies to cases with more data dependencies. Since the purpose
of this phase is to expose all available parallelism in the application, ASAP scheduling
is used, which ignores resource constraints. Whether or not two clusters will actually
be exported as tasks is decided later. For this reason, Algorithm 5.3 ignores other costs
associated with the parallel execution, e.g., the time needed for task creation.
5.3.2.2 Analysis for DLP
The DLP graph pattern is shown on the left-hand side of Figure 5.5b. It is characterized
by a loop body that has no loop carried dependencies, other than those generated by
the loop induction variables. The loop has input and output dependency edges, but the
memory locations that create these dependencies are disjoint across loop iterations. This
means that the body of the loop can be copied several times and can work in parallel on
different input and output data containers. The following restrictions are also checked
before marking a loop as DLP:
• There must be one induction variable.
• The loop body must have no side effects, such as calls to non-reentrant functions.
• Incoming and outgoing data edges must refer to a single array.
• The loop must be well structured.
All this information is contained in the annotations produced by the graph analysis
phase at the level of loops and functions (see Section 5.2.4). Since no data dependencies
have to be considered as in the case of TLP, the efficiency computation is simpler for DLP.
The parallel time is modeled by tpar = tseq/nPE + tcomm(nPE), where tcomm measures the
communication and synchronization overhead, depending on the amount of cores nPE that
are used. Note that if ∀nPE, tcomm(nPE) → 0, then η → 1. In reality, the synchronization
overhead grows with the number of tasks that are created. This is illustrated in the sample
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Algorithm 5.4 DLP Annotation.
1: procedure DLPAnnot(DFG f ,C, c¯, n)
2: PAC ← (PACtype = ∅, X
PAC = ∅,VPA
C
= {v1}) → Initial empty parallel annotation
3: DPA
C
v1
← {1, . . . , c¯} → c¯: Average trip count
4: if c¯ < K · n then return PAC → K: minimum ratio trip count – loop executions
5: end if
6: tseq ← SeqTime({C}, DFG
f )
7: PACtype ← DLP
8: m← 0
9: repeat
10: m← m+ 1
11: tcomm(m)← CommCost(DFG
f ,C,m), tpar ← tseq/m+ tcomm(m)
12: η ← tseq/(m · tpar)
13: until (η < η∗) ∨ (m ≥ mmax) → mmax: e.g., number of processors
14: DPA
C
v1
← DPA
C
v1
∩ {1, . . . ,m}
15: return PAC → With associated domain DPA
C
v1
16: end procedure
Gantt Charts on the right-hand side of Figure 5.5b. The efficiency of the 4-PE and 2-PE
configurations is 22/(12 · 4) = 0.46 and 22/(15 · 2) = 0.73 respectively.
The heuristic for DLP is quite simple, as shown in Algorithm 5.4. It receives as input
a cluster C from a function’s DFG that represents the body of a loop that meets the con-
ditions for DLP stated above. It also receives the average trip count (c¯) and the amount of
times the loop was executed (n). These two values are annotated in the loop header after
graph analysis. The function returns a parallel annotation in the sense of Definition 2.34.
Recall the definition of a parallel annotation for DLP PAC = (DLP, ∅,VPA
C
= {v1}),
where the variable v1 determines the number of data parallel tasks to create from the par-
allel loop. Algorithm 5.4 iterates over the possible number of tasks m in Lines 9–13 and
stops once the efficiency falls below a threshold η∗ or m exceeds a maximum value mmax,
e.g., the number of PEs in the platform. The domain of the variable is then restricted to
{1, . . . , min(c¯,m)} in Line 14. The code in Lines 4–5 is used to discard loops that provide
DLP but would produce an overall low gain. This is determined by comparing the amount
of times the loop is started with the average trip count. For example, a constant K = 10
enforces that a loop has to have at least 10 times more iterations than the amount of times
the loop is instantiated. This helps to reduce the task creation overhead which is ignored
in the computation of tpar.
5.3.2.3 Analysis for PLP
The PLP pattern is shown on the left-hand side of Figure 5.5c, where the DFG loop nodes
were omitted for the sake of clarity. PLP is characterized by a loop with several clusters
and mostly forward dependencies. Loop carried dependencies are allowed, as long as
they are not between the last and the first clusters.
The pseudocode in Algorithm 5.5 describes how the parallel annotations for PLP are
created. The algorithm receives the same inputs as for DLP in Algorithm 5.4, together
with the previous clustering in the hierarchy (CDFG
f
i−1 ). The function returns a PLP parallel
annotation, PAC = (PLP, XPA
C
,VPA
C
= {v1, υ2}), where X
PAC are the partitions that con-
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Algorithm 5.5 PLP Annotation.
1: procedure PLPAnnot(DFG f ,C, c¯, n, CDFG
f
i−1 )
2: PAC ← (PACtype = ∅, X
PAC = ∅,VPA
C
= {v1, υ2}) → Initial empty parallel annotation
3: XPA
C
← DeCluster(C, CDFG
f
i−1 )
4: XPA
C
← CollapseCF(XPA
C
); m <← |XPA
C
| → XPA
C
= {C1,C2, . . . ,Cm} from previous partition
5: if (c¯ < K · n) ∨m < 2 then return PAC
6: end if
7: DPA
C
v1
← {2, . . . ,m}, PACtype ← PLP, tseq ← c¯ · SeqTime({C}, DFG
f ), DPA
C
υ2
← ∅
8: for i ∈ DPA
C
v1
do
9: (D, tstage)← BalancePipe(DFG
f , XPA
C
, i)
10: tpar ← (c¯+ i− 1) · (tstage + tcomm), η ← tseq/(i · tpar)
11: if η > η∗ then DPA
C
υ2
← DPA
C
υ2
∪ D
12: end if
13: end for
14: return PAC → With associated variable domains
15: end procedure
16: procedure BalancePipe(DFG f ,L, nstage)
17: tbudget ← SeqTime(L, DFG
f )/nstage → Optimal time per stage
18: C ← First(L), tstage ← SeqTime(C, DFG
f ), s← 1, t∗stage ← tstage, D ← {(nstage,C, s)}
19: while succ(C) 6= ∅ do
20: C′ ← succ(C), t′ ← SeqTime(C′, DFG f )
21: if t′ + tstage > K · tbudget then s← min(s+ 1, nstage), tstage ← 0 → K: Imbalance factor
22: end if
23: D ← {(nstage,C′, s)}, tstage ← tstage + t′
24: if t∗stage < tstage then t
∗
stage ← tstage
25: end if
26: end while
27: return (D, t∗stage)
28: end procedure
stitute the loop body, v1 is a variable that determines the number of pipeline stages and
υ2 is a function that maps clusters to pipeline stages.
The partitions that constitute the loop body (C) are retrieved from the clustering CDFG
f
i−1
by the function DeCluster in Line 3. Thereafter, the control flow is collapsed in Line 4,
in the same way it was done for TLP in Algorithm 5.3. The code in Lines 5–6 discards
the loop in a similar way as it was done for DLP. In addition to the execution condition,
the loop is rejected if the loop body has no partition. The amount of clusters m = |XPA
C
|
defines the maximum number of pipeline stages, and therefore, restricts the domain of
the first variable of the parallel annotation (see Line 7). The speedup of a pipeline cannot
be measured per iteration as done for DLP, but requires a complete execution of the loop.
For this reason, the sequential estimation returned for C is multiplied by the average trip
count c¯ in Line 7.
The loop in Lines 8–13 determines the domain of the second variable υ2 by iterating
over all possible pipeline lengths. Note that this variable defines a mapping of clusters
to pipeline stages depending on the number of stages to use. This can be modeled as a
relation on DPA
C
v1
× XPA
C
× DPA
C
v1
, where a triple (x ∈ DPA
C
v1
, y ∈ XPA
C
, z ∈ DPA
C
v1
) means
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that in a x-stage pipeline, the cluster y is mapped to the z-th stage. The actual mapping
happens within the function BalancePipe, which returns a mapping D for a given number
of stages nstage. The function also returns the time of the largest pipeline stage t
∗
stage. The
algorithm in BalancePipe corresponds to the greedy first-fit solution of the bin packing
problem [84]. The first-fit decreasing variant is not used in order to retain the original control
flow. The constant K ∈ (1.0, 1.5) in Line 21 allows some imbalance. A value of K = 1.0
often results in a very unbalanced last stage.
After obtaining a mapping of the clusters to pipeline stages in Line 9, the time of the
parallel execution is estimated. For the estimation, the time of the largest pipeline stage is
considered. The time needed to initialize and flush the pipeline is approximated by (i−
1) · tstage, so that the total execution of the pipeline is 2 · (i− 1) · tstage +(c¯− (i− 1)) · tstage =
(c¯+ i− 1) · tstage. The communication cost is also added to the computation time, as shown
in Line 10. Only if the efficiency of the pipeline configuration is above the threshold η∗, it is
added to the domain of variable υ2. For the example in Figure 5.5c, the domain of variable
υ2 would then be D
PAC
υ2
= {(2, T1, 1), (2, T2, 1), (2, T3, 2), (3, T1, 1), (3, T2, 2), (3, T3, 3)}.
5.3.3 Global Analysis
The algorithms described in Sections 5.3.2.1–5.3.2.3 work at the level of functions (and
loops). After they are run, a parallel annotated graph model of the application is available
that exposes all kinds of parallelism (see Definition 2.35). The purpose of global analysis
is to finally select a suitable parallel implementation option in the sense of Definition 2.37.
In order to judge how relevant the parallelism within a function is, the whole application
has to be considered in the global analysis.
The pseudocode for the complete parallelism extraction, including global analysis, is
shown in Algorithm 5.6. The loop in Lines 2–10 performs graph clustering and parallelism
discovery, as discussed in the previous sections, over a list of user-specified functions L.
The graph clustering process in Line 3 returns a hierarchical clustering of each DFG (see
Definition 2.32). The TLP, DLP and PLP annotation processes are run over the clustering
of each function. At the end of this loop (in Line 10), all parallelism has been exposed.
With this information, the loop in Lines 12–18 selects the final parallel implementation.
Only functions for which the parallel execution reports a considerable gain are analyzed
further (see Lines 13–15). This gain is computed according to Amdahl’s law [5], as:
Amdahl( f ) =
tseq(CG
A)
tseq(CG
A)− tseq( f ) + tpar( f )
(5.5)
where tseq(CG
A) and tseq( f ) are the sequential execution times of the application and of
the function respectively. tpar( f ) is the estimation of the parallel execution of the function,
considering the maximum speedups for TLP, DLP and PLP analyzed before. If the value
is below a threshold T, all parallel annotations are removed (see Line 14).
The functions in the list Lhotspots are reverse-topologically sorted, as indicated in Line
11. This is important, since selecting a parallel implementation for a function influences
the timing of caller functions, i.e., predecessors in the CG. After an implementation has
been selected, the function UpdateTime is in charge of updating the execution time of the
functions and recalculating the speedups.
The function GetImplementation in Line 16 is the core of the global analysis. It
performs the following tasks:
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Algorithm 5.6 Complete parallelism extraction algorithm.
1: procedure ParallelismExtraction(MA = (SEA,CGA,πA), L = { f1, . . . , fn} ⊆ S
A
f )
Require: Results from graph analysis
2: for f ∈ L do
3: (C
f
1 , . . . , C
f
l )← GraphCluster(DFG
f ) → Briefly introduced in Section 5.3.1
4: C
f
l ← TLPFind(DFG
f , C
f
l ) → from Algorithm 5.3
5: for C ∈ C f a loop body do
6: Get c¯, n from analysis
7: DLPAnnot(DFG f ,C, c¯, n) → from Algorithm 5.4
8: PLPAnnot(DFG f ,C, c¯, n, C
f
l−1) → from Algorithm 5.5
9: end for → Parallel-annotated graph ready: DFG
f
par = (C, E,PA
C′)
10: end for → Parallel-annotated application model ready: MApar = (SE
A,CGApar,π
A)
11: Lhotspots ← ReverseTopologicalSort(CG
A
par, L)
12: for f ∈ Lhotspots do → Walking the list in order
13: if Amdahl( f ) < T then
14: RemoveAnnot(DFG f ), continue
15: end if
16: GetImplementation(DFG
f
par)
17: UpdateTime(MApar)
18: end for → Parallel implementation ready: PIA = (SEA,CGApi,π
A)
19: return PIA
20: end procedure
1. It removes annotations within functions for which the Amdahl value is below the
threshold T.
2. If a loop has two parallel annotations (DLP and PLP), the DLP annotation is selected
per default, since DLP usually incurs less communication overhead.
3. It assigns values to the variables of every parallel annotation in the function.
For the variable assignment, the function GetImplementation uses the parallel ef-
ficiency and the speedup computed in the previous analysis phases. From these val-
ues, it selects the combination that maximizes the efficiency-speedup product, i.e., η ·
xspeedup. Recall the general definition of a parallel annotation for a cluster C, PA
C =
({DLP, PLP}, XPA
C
,VPA
C
) from Definition 2.34. In this step, each variable vi ∈ V
PAC is
assigned a value v∗i , such that
(v∗1 , . . . , v
∗
n) = argmax
V=(v′1,...,v
′
n)∈×
vi∈V
PAC
DPA
C
vi
(ηV · xVspeedup) (5.6)
where ηV and xVspeedup are the efficiency and speedup values that correspond to the config-
uration described by the variable assignment V = (v′1, . . . , v
′
n). This optimization process
is intuitively illustrated in Figure 5.6. The x-axis represents all the possible configurations,
sorted in ascending order according to their speedup factor (in the y-axis). Given the small
number of variables, the optimization problem in Equation 5.6 is solved exhaustively.
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Figure 5.6: Graphical view of the tradeoff efficiency-speedup.
5.4 Backend
The backend is the final phase of the sequential flow in Figure 5.1. Although automatic
code generation is not the main goal of this thesis, a real backend is indispensable in order
to actually verify the parallel implementation. For this reason, an experimental automatic
code generator was developed. The generator serves only for verification purposes and
therefore lacks support for some C constructs, e.g., nested structures, and has no optimiz-
ing mapping algorithms. The strategy followed to generate the parallel C implementation
is described in Section 5.4.1. Code generation examples for TLP, DLP and PLP can be
found in Appendix A.1.2. The hints for migration to CPN are discussed in Section 5.4.2.
5.4.1 C Backend
For verification purposes, two main goals steered the design of the C backend. First,
the parallel implementation must use a distributed memory model for communication in
order to easily detect missing dependencies. A shared memory model could work fine
in the verification host but break in the target architecture. Second, the generated code
must retain the original structure as much as possible, e.g., variable names and control
structures. This eases later modifications by the user.
To achieve the first goal, the generated code uses Pthreads for task management and
MPI for data communication. Communication is implemented in a blocking fashion with-
out buffering. To this end, synchronous MPI functions are used, with the prototypes
shown in Listing 5.2.
1 int MPI_Ssend(void *buf, int count, MPI_Datatype datatype,
2 int dest, int tag, MPI_Comm comm);
3 int MPI_Recv(void *buf, int count, MPI_Datatype datatype,
4 int source, int tag, MPI_Comm comm, MPI_Status *status)
Listing 5.2: MPI functions used for code generation.
The second goal is more difficult to achieve. Commonly, code generation approaches
produce C code from the internal compiler IR. As a consequence, variable names are lost,
several new temporary variables are added and the control structures are replaced by
goto statements. The LLVM framework includes a C backend that suffers from these
problems. An alternative to code generation from the IR, is to directly use the AST in the
compiler frontend. Performing modifications at the AST level is however cumbersome.
Besides, it requires to run the C pre-processor, which clutters the code with macro expan-
sions and include-directives for system headers. In this thesis, code generation has been
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Figure 5.7: Example of CPN hints in the MAPS IDE.
implemented by using the Rewriter class of the Clang frontend [149]. This class provides
direct access to the locations in the source code (line and column numbers) for elements
in the AST. Additionally, the class provides functions to insert, move and delete portions
of code while updating the source locations accordingly. This functionality is key for
producing human-readable code, as demonstrated in the examples in Appendix A.1.2.
5.4.2 CPN Hints
CPN hints are detailed comments intended to help to migrate C code into a parallel CPN
specification. Together with the recommendations of the analysis phase to improve par-
allelism, the CPN hints are used during the manual CPN conversion shown in the lower
right corner of Figure 5.1c. This thesis does not include an automated conversion to CPN.
A safe conversion to CPN would require more powerful data flow and program analysis
or introducing restrictions to the input C specification. For restricted cases, e.g., nested
loop programs (NLPs), some of the frameworks discussed in Section 3.2.2 could be used.
Figure 5.7 shows an example of the hints exported for a DLP loop, similar to the one
in Listing A.5. The text in the yellow box indicates how to declare the process template
and how to instantiate different workers, by using the __PNparam keyword to define the
limits of the for loop. The last item in the yellow box contains a detailed description about
how to write the CPN code. For TLP and PLP similar hints are exported to the MAPS IDE.
5.5 Example
This section contains two examples that demonstrate how the sequential tool flow is used
to obtain a parallel implementation. The examples are not fully-fledged case studies,
as the ones presented by Ceng in [46]. They are rather intended to showcase the new
parallelism extraction features presented in Section 5.3.2. Section 5.5.1 uses a synthetic
example to demonstrate the complete tool flow, down to a running implementation on a
target architecture. The example in Section 5.5.2 describes the parallelization process for
the real-life audio filter application mentioned in Section 2.1.
5.5.1 Synthetic Example
For the synthetic example, the application in Listing 5.3 is used. The load of the functions
foo, bar and bar_ is controlled by the values of the macros M1 and M2 as suggested by
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the comments in Lines 7–10. By varying the load of the functions, it is possible to test the
heuristics presented in the previous sections to obtain a suitable parallel implementation.
PLP was selected for the synthetic example, since it is the most involved form of paral-
lelism. The final implementation is tested on the Pitaya platform simulator, described in
Section 5.5.1.1. The results are then discussed in Section 5.5.1.2.
5.5.1.1 The Pitaya Platform
Pitaya is a virtual platform developed in the context of the EURETILE Project [76]. It is
a regular 2-dimensional mesh of processing tiles interconnected by an NoC for inter-tile
communication. Each tile contains an LTRISC PE, a local memory, a router, an optional
floating point unit and other peripherals. Inside the tile, the elements are connected with
a simple bus. The platform is modeled using the SystemC TLM 2.0 standard. The baseline
Pitaya platform was made heterogeneous by replacing some of the LTRISC processors by
LTVLIW processors. A schematic of the platform is shown in Figure 5.8.
The simulator itself was also extended with a thin monitoring layer that uses the break-
point API of the processor simulators. This layer produces a trace that records execution
events, like entering or leaving a function. The events can be defined by a file that is passed
to the simulator. This enables an accurate, non-intrusive, measurement of the time of the
parallel implementation. The Pitaya platform comes with a thin software stack that imple-
ments a reduced set of the MPI API. This set includes the functions used by the backend
(see Listing 5.2). However, the platform does not support Pthreads and as a consequence,
every partition is mapped to a different processor.
1 #define M1 500
2 #define M2 10
3 void main() {
4 int i;
5 float x = 0.0, y = 0.0, z = 0.0, a = 9.2;
6 for (i = 0; i < 400; i++) {
7 x = foo(); // Load varies linearly with M1
8 y = bar(x / 2); // Load varies linearly with 2*M2
9 y = y + a;
10 z = z + bar_(y / 4); // Load varies linearly with M2
11 }
12 printf("z=%f\n", z);
13 }
Listing 5.3: Code with PLP.
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b)
a)
Figure 5.9: Results of the parallelism extraction phase for the synthetic example.
a) Configuration with M1=500 and M2=10. b) Configuration with M2=15.
5.5.1.2 Results
The results of the parallelism extraction phase for two different configurations are shown
in Figure 5.9. The partition results are shown as colored lines in the MAPS C editor on the
left-hand side of Figure 5.9. The right-hand side of the figure contains the dynamic call
graphs of the two different versions of the application. The effect of the load configurations
can be observed in the graphs by the intensity of the colors in the nodes and the number
of calls to the nodes in the bottom (maps_cos and maps_sin). In both configurations, the
functions foo, bar and bar_ are called 400 times. Functions bar and bar_ make 10 calls
to the bottom nodes in the first configuration and 15 calls in the second, corresponding
to the values of M2=10 and M2=15. The value of M2 controls the accuracy of a series
implementation of the sine and the cosine functions in maps_sin and maps_cos.
In the first configuration in Figure 5.9a, the parallelism extraction produced only two
pipeline stages (see colored regions in the source code editor). This is due to the load
distribution in the loop shown by the line profile. For this example, the estimated speedup
of a three-stage configuration was of 1.39x, while that of a two-stage pipeline was of 1.59x.
Consequently, the parallel efficiencies were of 0.46 and 0.79 respectively. Clearly, the two-
stage configuration is more beneficial for this setup (recall Equation 5.6). An excerpt of
the generated code for this configuration can be seen in Listing A.8.
In the second configuration, the load of foo was kept constant, while the load of bar
and bar_ was incremented. This produced a redistribution of the load in the main loop
as shown in Figure 5.9b. In this case, a three-stage pipeline reported a speedup of 1.80x
and a corresponding efficiency of η = 0.6. A two-stage configuration reported a speedup
of 1.38x, with η = 0.69. The efficiency-speedup product is then 1.08 and 0.95 for both
configurations. For this reason, the parallel implementation contains 3 pipeline stages as
shown on the left-hand side of Figure 5.9b.
Figure 5.10 shows the actual results obtained with the Pitaya simulator for the first 10
iterations of the main loop. In both configurations, the main function runs on the RISC
processor at position (1, 1) in the mesh (R1-1 in the figure). This processor is responsible
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Figure 5.10: Gantt Charts obtained from the Pitaya simulator (10 iterations). a) 2-stage
pipelined for configuration with M2=10. b) 3-stage pipelined for configu-
ration with M2=15. c) Zoom into the 3-stage configuration.
for initializing the application and triggering the execution. It then remains in a blocked
state until the worker threads finish executing (see upper plot in Figure 5.10a-b). The
worker threads, in turn, are mapped to the VLIW processors on the first row (V1-2–V1-3 in
the figure). Compared to a sequential execution on a single VLIW, the measured speedup
of the two different configurations was of 1.32x and 1.68x. These values correspond to a
deviation of 5.3% and 7.1% with respect to the speedup predicted by the sequential flow
(1.39x and 1.80x). Note that the sequential flow produced the parallel implementations
in less than a minute, while simulating the first 10 iterations on the cycle-accurate Pitaya
simulator took around an hour. The time effort of a manual exploration with the simulator
would therefore be at least two orders of magnitude higher.
5.5.2 Audio Filter Application
The previous section demonstrated the applicability of the parallelism extraction algo-
rithms proposed in this thesis on a simple application. In this section, the sequential flow
is used to obtain a CPN specification from the C implementation of the audio filter ap-
plication (LP-AF) from the motivational example in Section 2.1. This application has a
higher complexity than the synthetic example, with above 500 lines of code and 39 differ-
ent functions. The most relevant functions and the application’s call graph are presented
in Appendix A.1.3. The following sections describe the parallelization process from the
point of view of a programmer with little application knowledge.
5.5.2.1 Application Tracing and Profiling
For the first phase of the sequential flow, a raw audio file of around 2 MB is used to analyze
the application’s runtime behavior. The analysis provides target-dependent application
information that serves to gain a better understanding of the hot spots of the application.
The results are displayed in the MAPS IDE as discussed in Section 5.2.4 and demonstrated
in Figure 5.9 for the synthetic example. The function profile of the LP-AF application is
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Figure 5.11: Function profile for the low-pass audio filter application.
summarized in Figure 5.11, where the functions are sorted according to their cost. The
figure only shows the profile of the 20 most time consuming functions.
The information provided by the function and the dynamic call graph allows to focus
the parallelization efforts. After a short inspection of the code, four functions can be iden-
tified, namely main, ifft_1024_dual, fft_1024_dual and low_pass, corresponding
to the first three and the seventh functions in the profile. The fourth and the fifth functions
in the profile (comMul and compAdd) contain small operations on complex numbers that
offer no coarse parallelism. The sixth and the eight functions are only executed once (see
Figure A.1b), so that the impact of a performance improvement would diminish as the
size of the input audio file grows.
5.5.2.2 Parallelism Extraction
The entire parallelization extraction process is depicted in Figure 5.12. Two possible algo-
rithmic representations of the application are shown in Figure 5.12a. These representations
correspond to typical pencil-and-paper specifications for these kinds of DSP applications.
Therefore, they serve as target for the parallelization process.
The main function is the first one to be analyzed. The sequential flow focus on the
main loop, which has an structure similar to the one shown in Figure 5.12b (see also
Listing A.9). The tool reports no DLP for this loop due to a loop carried dependency
on a variable called buffer. This variable is actually an array that allows to overlap the
first and the last samples of consecutive blocks used by the algorithm. Despite the loop
carried dependency, the tool reports several configurations for PLP with up to five stages.
The efficiencies computed by the tool were of 0.65, 0.36, 0.22, 0.15 for 2, 3, 4 and 5-stage
configurations. The selected configuration has therefore two stages with a speedup of
1.5x over 10 iterations of the main loop. The result of the extraction in the main function
can be represented as a two-process KPN, shown on the left of Figure 5.12e. The tool
assigns input processing, FFT processing and the actual filtering to the first process and
IFFT processing as well as data write-back to the second process.
Due to their similar structure, the parallelization process for the functions fft_-
1024_dual and ifft_1024_dual is identical. The nested loops that implement the
(I)FFT processing feature neither DLP nor PLP. However, the tool reported relevant TLP
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on the two main outer loops as depicted in Figure 5.12c (see also Listing A.10). These
loops actually process the left and the right audio channels separately, which explains
the decision of the tool. The result of the extraction for the FFT and IFFT functions is
represented by the second and the third KPN in Figure 5.12e.
Finally, the parallelism extraction for the low_pass function reported a loop with
DLP. This loop has the structure shown in Figure 5.12d (see also Listing A.11). Although
this parallelization produces a function speedup of 1.74x, it is discarded by the global
analysis, since the evaluation of Equation 5.5 reports a global speedup of less than 2%.
The parallelization hints are however useful to split the filtering process into left and right
as it was done for the FFT/IFFT processing.
The final KPN representation obtained with the sequential flow is shown on the right-
hand side of Figure 5.12e. Note that the structure is very close to the algorithmic repre-
sentation of Figure 5.12a. The main difference between both specification lies on the filter
processing, which is merged with the FFT processing due to pipeline balancing. The semi-
automatic conversion to a CPN specification took about half a day, where most of the time
was spent implementing the code modifications suggested by the CPN hints. Producing
the CPN hints itself took less than 3 minutes (including application tracing, trace analysis
and parallelism discovery).
5.6 Limitations and Outlook
The tool flow for sequential C code presented in this chapter has limitations and draw-
backs. Some of them are inherent to the approach, while other are implementation restric-
tions. The following items represent the major potential extensions for future work:
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• Input language: The sequential flow supports all features of C99 but function point-
ers and recursive functions.
• Handling structures: It is a common approach to use data structures to collect results
during the application execution. While the framework can determine the exact field
in the structure, it cannot partition the structure in order to expose more parallelism.
• Tracing: The flat trace file produced during application tracing typically contains
repeated sections induced by loops in the application. As a consequence, the size
of the file grows rapidly with the execution time of the application on the host.
This issue prevents the flow from being applied to more complex benchmarks. To
compress this file, some of the post-processing logic can be migrated to the uTracer
runtime library.
• Safety: A fundamental problem of dynamic DFA is that the accuracy of the analysis
depends on the inputs fed to the application during tracing. To improve safety, a
better integration of state-of-the-art static analyses is required.
• Parallelism extraction: The pattern discovery strategy could be extended to include
more patterns. An example of this is the reduction pattern, in which a commutative
and associative reduction operation is used at the end of a loop body to accumulate
results over iterations. Detecting these kinds of operations would make the sequen-
tial flow applicable to more situations.
• Communication primitives: The current implementation supposes a synchronous
inter-task communication. This could be extended to a buffered asynchronous pro-
tocol like the one in in [89].
• CPN code generation: By improving the data flow information and extending the
program analysis facilities, it would be possible to automate further the generation
of CPN code.
5.7 Synopsis
This chapter presented a tool flow that solves the sequential problem introduced in Sec-
tion 2.4. The tool flow is an extension of the flow proposed by Ceng in [46]. The chapter
described four new algorithms (Algorithms 5.3–5.6) that complement the graph cluster-
ing approach by discovering parallelism patterns that offer a significant speedup. A new
experimental C backend was also introduced that allows to verify the parallel implemen-
tation on the host or on a target MPSoC.
The main goal of the sequential flow is to help a programmer to get a parallel speci-
fication from a C sequential application. This was demonstrated in this chapter by means
of simple examples. By using this semi-automatic approach, it is possible to obtain a CPN
version of the application that can be then used as an input to the parallel flow, discussed
in the next chapter.
Chapter 6
Parallel Code Flow
As discussed in Chapter 1, not only sequential but also parallel programming must be
supported in order to close the productivity gap. With a parallel specification, program-
mers can use their application knowledge to explicitly express parallelism that can be
otherwise difficult to extract automatically. For the reasons described in Section 2.5.1.4,
the KPN MoC was selected as the underlying formalism to specify parallel applications.
This chapter describes a solution to the parallel code problem as stated in Definition 2.49.
This chapter is organized as follows. The overall tool flow for obtaining a valid runtime
configuration and a final executable parallel implementation is introduced in Section 6.1.
Sections 6.2–6.5 describe how KPN applications are analyzed and present the algorithms
proposed in this thesis for computing an application mapping. The algorithms are bench-
marked in Section 6.6, followed by an analysis of the deficits of the approach in Section 6.7.
The chapter ends with a summary in Section 6.8.
6.1 Tool Flow Overview
An overview of the parallel flow is shown in Figure 6.1. Besides the CPN code and the
architecture model, the flow receives a file with user constraints and configuration options.
The focus of this chapter is on the mapping and scheduling component in Figure 6.1c,
which outputs valid runtime configurations (see Definition 2.16).
The parallel flow is divided into four phases. (1) The token logging phase, in Fig-
ure 6.1a, records the history of tokens in all the KPN channels by running a Pthreads
implementation of the application on the host. (2) The KPN tracing phase, in Figure 6.1b,
uses the channel logs to profile each process in an isolated manner. (3) The mapping and
scheduling phase, in Figure 6.1c, computes a valid runtime configuration using the infor-
mation collected during tracing. (4) Finally, the binary images for the target platform are
generated in the backend phase, as shown in Figure 6.1d.
The parallel flow uses the Clang and LLVM projects described in Section 5.1.1. Ad-
ditionally, the flow uses the CPN C compiler (cpn-cc) of the MAPS framework, which is
briefly introduced in Section 6.1.1. A functional description of the components of the par-
allel flow is given in Section 6.1.2. This section ends with a detailed presentation of the
formats used for the flow’s input and output files in Section 6.1.3.
6.1.1 The CPN C Compiler (cpn-cc)
cpn-cc is a retargetable source-to-source compiler implemented as an extension of the
Clang frontend. It takes as input the CPN application code together with a runtime con-
figuration and produces C code. In the output code, the CPN constructs are lowered into
C constructs and API calls that vary depending on the target architecture. In this thesis, a
few extensions were added to cpn-cc (see Appendix A.2.3 for details).
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Figure 6.1: Parallel tool flow. a) Token logging phase. b) KPN tracing phase. c) Map-
ping and scheduling phase. d) Backend phase.
The CPN compiler has several different backends. Besides code generation for the tar-
get architecture, it can generate different implementations for the host which are intended
for functional verification and code analysis. As shown in Figure 6.1, the parallel flow
uses four different cpn-cc options.
• Pthreads: This backend produces a Pthreads implementation of the KPN application
that can be executed on the host. It allows the programmer to test the functionality
of the application while using the more comfortable environment of the host.
• Standalone: This backend generates a standalone C application for every process
that can be compiled and run on the host. This allows to debug and analyze each
process independently of the rest of the KPN application.
• Xml: This backend produces an XML file with the topology of the KPN application
and meta-information relevant to the mapping and scheduling phase.
• Target: This is the actual backend for the target architecture. Therefore, it is the only
backend that receives the runtime configuration as input.
6.1.2 Tool Flow Components
The parallel flow of Figure 6.1 is composed of several components. This section describes
their functionality in order to provide a general understanding of the flow.
6.1.2.1 Token Logging Phase
The purpose of this phase is to collect the tokens in all the channels of the KPN specifica-
tion by running the application. The output channel logs in Figure 6.1a serve to analyze
each of the processes separately during the tracing phase.
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The Pthreads implementation is compiled and linked against a custom FIFO library.
The FIFO write function in the library stores every token into a binary file. After host
execution, a file for every channel is created that contains the history of all the tokens
that were written to the channel. While executing, the application’s threads are scheduled
by the host OS. Note that the way the OS schedules the threads is irrelevant, since KPN
applications are determinate, as discussed in Section 2.5.1.3.
6.1.2.2 KPN Tracing Phase
The purpose of the tracing phase, in Figure 6.1b, is to profile the behavior of each of
the processes in the application. This is done in a similar way as in the sequential flow
described in Section 5.2. Each standalone process produced by cpn-cc is instrumented
and executed to obtain a model PA = (SEP
A
,CGP
A
,πP
A
) (see Definition 2.44). In this
phase, the channel logs obtained during the token logging phase are used as input for
each consumer process. The read function in the FIFO library, linked to the instrumented
object files, reads from the corresponding channel log instead of attempting to read from
an actual FIFO. This phase outputs process traces that are used by the heuristics in the
mapping and scheduling phase.
6.1.2.3 Mapping and Scheduling Phase
This phase constructs the parallel application model (see Definition 2.48) and uses heuris-
tics to compute valid runtime configurations. This includes the buffer sizes for the chan-
nels, the mapping of processes and channels to platform resources and the scheduling
policies to be used during runtime (see Section 2.5.4). Besides the runtime configuration,
this phase also exports several files with application profiles, execution statistics and other
reports that help the user to get a better understanding of the application.
6.1.2.4 Backend Phase
The purpose of this final phase is to produce an executable implementation of the KPN
application for the target platform, according to the runtime configuration selected by the
programmer. This configuration can be the one generated by the mapping and scheduling
phase or a custom configuration produced by the user.
6.1.3 Input and Output Modeling
Besides the CPN code, the parallel flow receives three more inputs (architecture model,
constraints and configuration files in Figure 6.1). The formats of these input files are
described in the following.
6.1.3.1 Architecture Model
The platform graph from Definition 2.5 can be difficult to specify explicitly, since it may
contain a high number of edges. For that reason, a simpler XML model is introduced,
leaving the actual model construction to the compiler (see Section 6.3).
100 Chapter 6. Parallel Code Flow
1 <Platform>
2 <Processors List="irisc0 ltvliw0 ltvliw1"/>
3 <Memories List="local_mem_0 local_mem_1 local_mem_2 shared_mem1 hw_fifo"/>
4 <Interconnects List="Bus1"/>
5 <CommPrimitives List="over_lm over_sm1 over_hw"/></Platform>
6 <Processor Name="irisc0" CoreRef="ARM9"/>
7 <Processor Name="ltvliw0" CoreRef="C65"/><Processor Name="ltvliw1" CoreRef="C65"/>
8 <SharedM Name="shared_mem1" Size="8388608">
9 <Connect List="Bus1"/><VisibleFrom List="irisc0 ltvliw0 ltvliw1"/></SharedM>
10 <HwFifo Name="hw_fifo" Size="512" Source="ltvliw0" Target="ltvliw1" Channels="1"/>
11 <LocalM Name="local_mem_0" Size="2097152" PERef="irisc0"/><!--... other mems. -->
12 <CommPrimitive Name="over_lm">
13 <Cost Offset="100" StairX="4" StairY="1" />
14 <DefinedFor List="local_mem_0 local_mem_1 local_mem_2"/>
15 </CommPrimitive> <!--... other CPs -->
16 <Core Name="ARM9" CoreType="ARM926EJS_AHB_Model" Category="RISC">
17 <MultiTaskingInfo MaxNumberOfTasks="-1">
18 <ContextSwitchInfo LoadTime="100" StoreTime="100" />
19 <SchedulingPolicies List="FIFO PriorityBased"/></MultiTaskingInfo>
20 <CostTable>
21 <Operation Name="mul">
22 <VarType Name="Char" Cost="1"/> <VarType Name="Float" Cost="2" /><!-- ... -->
23 </CostTable></Core> <!--... other cores -->
Listing 6.1: Example of an architecture description file.
An example of an XML platform description is shown in Listing 6.1. The text in Lines
1–5 describes the available hardware resources and the communication primitives. Each
PE is linked to a processor type (CoreRef in Lines 6–7). The characteristics of each type
are described later in the file (see Lines 16–23), including information about the context
switch execution time (200 cycles), the maximum number of tasks that can be mapped
(unlimited), the supported scheduling policies and the operation costs needed for table-
based performance estimation. The text in Lines 8–11 describes the memories in the
platform. Shared memories include a list of processors that can access the memory, while
local memories specify a single processor. Hardware FIFOs specify the producer and the
consumer processor. Besides the total memory size, HW FIFOs are restricted to a single
logical channel (see Channels in Line 10).
The sample file includes a description of a simple communication primitive over local
memory in Lines 12–15. The description contains the constants that define the commu-
nication cost model presented in Section 2.3.1.3 (see Equation 2.2). It also contains a list
of communication resources over which this API can be executed (DefinedFor in Line
14). This allows a compact representation of all the communication primitives without
explicitly enumerating them as required by Definition 2.4.
6.1.3.2 Application Constraints
The application constraints (in Definition 2.6) that define the constraint satisfaction prob-
lem are specified in an XML file as well. An example of such file is shown in Listing 6.2.
The kinds of constraints that can be specified are:
• Latency: This constraint specifies a maximum time allocated for the execution of a
single process or a path in the KPN application. For example, Line 1 expresses that
the path P1–P2–P3 should execute within 200000 cycles.
• Throughput: This constraint specifies a list of processes and their required through-
put (the reciprocal of the period). In Listing 6.2, process P1 has a throughput con-
straint determined by a period of 20000 cycles (in Line 2).
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• Fixed mapping: This constraint restricts the mapping of some processes to process-
ing elements. In the example, process P1 is mapped to irisc0 and P2 to ltvliw0.
Such a constraint allows the user to specify tasks that must be mapped to a specific
processor, e.g., tasks for which an accelerator is available.
• Platform subset: This constraint allows the user to restrict the processing elements
that will be considered in the mapping process. In the example in Listing 6.2, the
mapping is restricted to irisc0 and ltvliw0 (see Line 6).
• Time trigger: This constraint specifies which processes, if any, are triggered by a
timer. This allows to model inputs from the environment. In the example, process
P4 is time-triggered with a period of 10000 cycles (in Line 8).
• Logical channel bounds: This constraint lets the user set the maximum size of some
channel buffers. In the example, the logical channel between P1 and P2 will be
constrained to 4 elements (in Line 10).
• Memory: This constraint bounds the amount of memory available for the FIFO chan-
nels (see Line 11 of Listing 6.2).
As discussed in Section 2.5.3, timing properties, like throughput and latency, are not
well defined for KPNs. This motivated the inclusion of the time checkpoint in the KPN
application model (see Definition 2.45). However, since processes can have arbitrary be-
havior, there are some restrictions on the type of paths the user can define constraints on.
As stated in Definition 2.6, the average case is analyzed for soft real-time applications,
while a more strict constraint test is performed for hard real-time applications. How ex-
actly the time is measured to check constraint compliance and what kinds of paths are
supported is discussed in Section 6.3.1.2.
6.1.3.3 Tool Flow Configuration
The tool flow has several configuration options that allow the user to steer the optimization
engine. The main configuration options allow to select the search algorithm (among those
discussed in in Section 6.4) and the dynamic scheduling policy, among FIFO scheduling,
priority-based, Round-Robin (RR) or RR With Skipping (RRWS). The scheduler parame-
ters, such as process priorities and time slot duration, are computed during the mapping
and scheduling phase.
1 <Latency MaxCycles="200000" Path="P1 P2 P3" Class="hard"/> <!-- or soft -->
2 <Throughput Process="P1" MaxPeriod="20000" Class="hard"/> <!-- or soft -->
3 <PreMapping>
4 <MapConstraint Process="P1" Processor="irisc0" />
5 <MapConstraint Process="P2" Processor="ltvliw0" /></PreMapping>
6 <PlatformSubset Processors="irisc0 ltvliw0"/>
7 <TimeTrigger>
8 <TimedProcess Process="P4" Period="10000"/></TimeTrigger>
9 <LogicalChannelBounds>
10 <FifoConstraint Fifo="Channel_P1-P2" Constraint="4" /></LogicalChannelBounds>
11 <MemoryConstraint size="10000"/>
Listing 6.2: Example of application constraints.
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Figure 6.2: Conceptual view of a schedule descriptor.
6.1.3.4 Schedule Descriptors
The main output of the mapping and scheduling phase is the runtime configuration, as
shown in Figure 6.1. This configuration is exported in the form of a schedule descriptor in
an XML file. The general concept behind a descriptor is depicted in Figure 6.2. Application
processes are mapped to a scheduler, and this in turn is assigned to a group of processors.
Although more restricted, this structure is similar to the configuration of the OSIP runtime
(see Figure 4.1). The assignment of processes to schedulers is decided in the mapping and
scheduling phase of the parallel flow.
A simplified example of the descriptor file is shown in Listing 6.3. This descriptor con-
tains most of the elements that compose a runtime configuration RCA = (µp, µc, µa) from
Definition 2.15. Process mapping (µp) is specified in Lines 1–10 and channel mapping
(µc) in Lines 11–13. Variable mapping (µa) is specified in different locations of the file. As
an example, consider the round-robin scheduling policy selected for the first scheduler.
Additionally, the result of buffer sizing (β) is contained in Lines 14–16.
6.2 Token Logging and KPN Tracing
This section provides further details about the first two phases of the parallel flow in
Figure 6.1. Since the tracing approach is close to the one of the sequential flow, the imple-
mentation details of the instrumentation process are omitted in this section. Instead, the
section focuses on the definition and the format of the KPN traces in Section 6.2.1, and on
how timing is added to traces in Section 6.2.2.
1 <Scheduler Name="RR0" SchedulingPolicy="RoundRobin">
2 <Param TimeSlot="1000"> <ProcessContainer List = "P1 P2 P3" /> </Param>
3 </Scheduler> <!-- ... other schedulers -->
4 <Mapper>
5 <ProcessorContainers> <!-- Which processors belong to which groups -->
6 <PeGroup Name="RISCS" Processors="irisc0" />
7 <PeGroup Name="VLIWS" Processors="ltvliw0 ltvliw1" /> </ProcessorContainers>
8 <ProcessMapping> <!-- Connect schedulers to processor groups -->
9 <Connect Scheduler="RR0" Group="RISCS" /> <!-- ... other connections -->
10 </ProcessMapping>
11 <ChannelMapping>
12 <Map Fifo="Channel_P1-P2" Primitive="over_shared" Resource="shared_mem1"/> <!-- ... other maps -->
13 </ChannelMapping></Mapper>
14 <Buffersizing>
15 <FifoBound Fifo="Channel_P1-P2" Bound="4"/> <!-- ... other channels -->
16 </Buffersizing>
Listing 6.3: Example of a schedule descriptor.
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Figure 6.3: Process trace example. a) General process and sample control flow graph.
b) Sample execution trace. c) Graphical representation of a process trace.
6.2.1 KPN Traces
As introduced with the motivational example in Section 2.5.3 (see Figure 2.8), in order
to predict the effect of a mapping, it is important to understand the control flow within
every process in the KPN application. While in static dataflow programming models
the behavior of a process is described in the specification itself, in a CPN specification it
is hidden in the C implementation of the processes. At runtime, a process may follow
different paths in its internal CFG. Along these paths, the process may access (read or
write) any of its channels. In order to characterize the behavior of a KPN application, every
process is analyzed in isolation with the sequential tracing flow described in Section 5.2.1.
As mentioned before, this analysis is performed on the standalone implementation of the
processes and using the channel logs produced by the token logging phase.
Recall that sequential tracing produces a file that records the control flow followed
by the application and the memory accesses (see Figure 5.2b). This information is used
to build the model of each process according to Definition 2.44 in the same way it was
done for a sequential application (see Section 5.2.2). Note, however, that for the purpose
of scheduling, only three types of runtime events are relevant: a read access to an input
channel, a write access to an output channel and a call to the time checkpoint. Channel
accesses are important because they can potentially change the state of processes in the
KPN application, e.g., a read from an empty channel would block the reader process. The
time checkpoint event is needed to assess whether or not timing constraints are met. In
order to make it easier to recognize these events in the execution trace, the instrumentation
process was slightly modified.
The execution of a process is then characterized by a sequence of events, separated by
arbitrary computations. The sequence is called a process trace and the arbitrary computa-
tions are denoted segments. More formally,
Definition 6.1. A segment (SP
A
) of a process PA = (SEP
A
,CGP
A
,πP
A
) is a sequence of
statements SP
A
= (s1, . . . , sn) that determine a path in its CFG, where s1 follows imme-
diately from a synchronization event and sn is the only statement in the sequence that
generates a synchronization event. Naturally, ∀si ∈ S
PA , si ∈ SE
PA . The set of all seg-
ments in an application A is denoted SA.
Definition 6.2. A process trace (TP
A
) of a process PA is a sequence of segments TP
A
=
(SP
A
1 , . . . , S
PA
m ) observed during the tracing process. The set of all process traces of an
application A is denoted T A.
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The concepts of segments and traces are illustrated in Figure 6.3. Figure 6.3a shows
a generic process Px with n inputs and m outputs together with its CFG. A portion of
the execution trace is shown in Figure 6.3b, with the execution path marked in black
solid lines. This path corresponds to a segment that starts after a write to channel Oi,
ends with the statement that reads from channel Ij and contains all the statements in
between from basic blocks BB1, BB2, BB4, BB6, BB2 and BB5. Finally, Figure 6.3c shows a
graphical representation of the process trace, in which read and write events are marked
by arrows. The time elapsed in between synchronization points, i.e., the duration of a
segment, depends on the processor the process is mapped to. This time (∆t in the figure)
is obtained via performance estimation, as discussed in the next section.
6.2.2 Sequential Performance Estimation Revisited
The parallel flow requires time estimates of the sequential portions between synchroniza-
tion events, i.e., for segments. This represents a coarser granularity than the one required
in the sequential flow (see Section 5.2.3). For this reason, all the techniques introduced
in Section 2.2.2 are enabled in the parallel flow. The purpose of this estimation pro-
cess is to determine the duration of every segment SP
A
∈ SA, ζPTseg(S
PA). Provided the
estimation for a segment, it is possible to define the estimation for a whole trace TP
A
,
ζPTtrace(T
PA) =
∑
S∈TPA
SP
A
. This section describes how the estimation for the segments is
performed.
The table-based approach can be directly applied to compute the time of each segment
for each processor type. For a generic segment S = (s1, . . . , sn), the cost is computed as
ζPTseg(S) =
∑n
i=1 ζ
PT
tb (si).
Additional modules were needed to enable the remaining three sequential perfor-
mance estimation methods: Totalprof-based, simulation-based and measurement-based.
To enable Totalprof, a new plugin was implemented that instruments the channel access
functions and the time checkpoint function. At every event, the plugin exports a time
stamp into a text file. For simulation-based, a set of scripts and monitoring classes were
implemented that directly connect to the processor ISSs that comes with Synopsys PA.
These classes monitor the execution of each process and export time stamps as well. Fi-
nally, a simple postprocessing tool was implemented that analyzes the execution logs from
actual HW boards to produce a process trace. Each of these three profiling flows works on
the output of the standalone cpn-cc backend, and produces a file like the one in Listing 6.4.
The file records all the events that occurred during the profiling run. In the example, the
process with identifier 5 is entered (see Line 1), it then writes to channel 0 after 1446 cycles
from the source code line 193 (see Line 2), writes to channel 3 after 10 cycles from source
line 194 (see Line 3), reads from channel 2 after 5685 cycles from source line 365 (see Line
4) and hits a time checkpoint after 5 cycles (see Line 5).
1 e 5 // enter process with id 5
2 w 0 1446 193 // Write to channel 0 after 1446 cycles from line 193
3 w 3 10 194 // ...
4 r 2 5685 365 // Read from channel 2 after 5685 cycles from line 365
5 f 5 // Reached time check point after 5 cycles.
Listing 6.4: Sample output of coarse-grained time estimation for processes
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Figure 6.4: Platform graph construction. a) Platform schematic. b) Platform graph.
6.3 Building and Evaluating the Model
Until now, this chapter described how the behavior of processes is captured in the form of
process traces. Before analyzing the heuristics built on these traces, this section explains
how the different models of the parallel code problem of Definition 2.49 are constructed
from the input files in Section 6.3.1. In order to asses the validity of a runtime configu-
ration, the parallel flow includes a high-level simulator that allows to evaluate the model
and verify constraint compliance. The simulator is described in Section 6.3.2.
6.3.1 Model Construction
The first step in the mapping phase of the parallel flow in Figure 6.1c consists in creating
the actual models for the target architecture and the application. This includes not only
the underlying models of the application behavior (MA), but also the variables and the
constraints that define the constraint satisfaction problem.
6.3.1.1 Building the Platform Graph
The process of obtaining the platform graph of Definition 2.5 from the architecture file
introduced in Section 6.1.3.1 is straightforward. Every processor in the file defines a node
in the platform graph, whereas every communication primitive in the file defines a set of
edges in the platform graph.
This is demonstrated with the example in Figure 6.4, which corresponds to the ar-
chitecture file of Listing 6.1. As shown in Figure 6.4a, there is a local memory for each
PE and a shared memory for inter-processor communication. Additionally, processors
PE2 and PE3 are interconnected with a HW FIFO. Figure 6.4b shows the corresponding
platform graph. In this example, it is supposed that there are only two APIs for commu-
nicating over memory, one over the local and one over the shared memory. Additionally,
there is an API to communicate using the HW FIFO. As a result, every PE can communi-
cate with itself over both the local and the shared memories, indicated by two self-loops
for every PE in the figure. The attributes and variables of the processor types and the
communication resources are extracted directly from the XML file.
6.3.1.2 Generating Application Constraints
Recall the general definition of an application from Definition 2.6, A = (MA,VA,KA).
The parallel application model MA = (PAEA,KPNA) from Definition 2.48 is built from
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the XML representation of the KPN application produced by cpn-cc (see Figure 6.1c). This
section addresses the remaining application elements, namely VA and KA.
The first condition of a valid runtime configuration is determined by the application
constraints (see Definition 2.16). The constraints introduced in Section 6.1.3.2 can be classi-
fied into two categories, timing and non-timing constraints. Non-timing constraints include
fixed mapping, platform subset, logical channel bounds and memory. They are handled
in a straightforward way, by using the output of the mapping phase to define variables
and constraints:
Platform Subset: A platform subset is defined by the user as a subset of PE , SPE ⊂ PE .
This is simply built into the model by defining constraints on the process mapping func-
tion µp : PA → SPE . New variables are added to the application that represent the process
mapping. Let, viµp denote the variable that defines where process P
A
i is to be mapped. The
platform subset constraint is defined as KAsubset = (S = {v
1
µp , . . . , v
|PA|
µp } ⊂ V
A, Rsubset),
with Rsubset = ×i={1,...,|PA|} SPE . Note that pruning PEs from the platform automatically
constrains the available communication primitives, so that the channel mapping function
µc is also constrained.
Fixed Mapping: These constraints represent a special case of the previous constraint, in
which the subset SPE is reduced to a single element for selected processes.
Logical Channel Bounds: To add logical channel bounds to the model, a constraint is
defined on the variables in the domain of the buffer sizing function, β : VAsize → N (see
Definition 2.48 and Section 2.5.4). Let, S = {v1β, . . . , v
m
β } ∈ V
A
size be the set of variables for
which the user has defined a size constraint. The constraint is then defined as KAlcb = (S =
{v1β, . . . , v
m
β } ⊂ V
A, Rlcb) and Rlcb = {(n1, . . . , nm) ∈ N
m, ni ≤ ki}, with ki the constraint
defined by the user as the maximum amount of tokens.
Memory: This imposes a global constraint on the buffer sizing function. The defini-
tion is similar to the previous one, KAmem = (S = V
A
size ⊂ V
A, Rmem) and Rmem =
{(n1, . . . , n|VAsize|
) ∈ N|V
A
size|,
∑|VAsize|
i=1 ni · varsize(C
A
i ) ≤ kmem}, with kmem the global con-
straint defined by the user with the maximum amount of memory. varsize is the function
that returns the amount of memory required by a token (see Definition 2.46).
Timing constraints are more complex to define than the non-timing constraints dis-
cussed above. As mentioned before (see Definition 2.45), time checkpoint events are used
to measure latency and throughput. This is done by defining variables that represent the
time stamps of each event after the mapping process. In order to accomplish this, the
artificial concept of a process iteration is introduced, as a sequence of segments between
time checkpoints. More formally,
Definition 6.3. The process iterations (IP) of a given process P modeled by an infinite
trace TP = (SPi ), i ∈ N is a possibly infinite sequence of finite subsequences from T
P ,
IP = (IPi ) = ((S
P
1 , S
P
2 , . . . , S
P
f1
), (SPf1+1, . . . , S
P
f2
), . . . ) = (SPQi). The indexes fi correspond
to the segments in the trace that finish with a time checkpoint. They define a partition of
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N, Q(N) = {{1, . . . , f1}, { f1 + 1, . . . , f2}, . . . } = {Qi}. For convenience, let N
P
it denote the
number of iterations observed in the process trace of process P.
As an example, consider a trace TP = (S1, S2, S3, S4, S5, . . . ) with time checkpoints at
S2 and S5. The sequence of auxiliary indexes would be ( f j) = (2, 5, . . . ) and the partition
Q(N) = {{1, 2}, {3, 4, 5}, . . . }. Finally IP = ((S1, S2), (S3, S4, S5), . . . ), meaning that the
first iteration is composed of the first two segments, the second iteration of the next three
segments and so on.
The execution time of each iteration can be estimated by adding the sequential ex-
ecution time of the individual segments within the iteration and the time spent due to
blocking and waiting times. The blocking time depends on the state of the FIFOs buffers,
whereas the waiting time depends on the scheduler. For complex runtime systems, it is
difficult to obtain a closed form to model the time of each iteration. This requires a simu-
lation of the parallel execution, as discussed in the Section 6.3.2. For the moment, assume
that there is a method to assign a time stamp to each iteration after the mapping process.
Let vI
P
i denote such time stamp for the i-th iteration of process P. For convenience, the
duration of the i-th iteration is defined as:
∆vI
P
i =
{
vI
P
i if i = 1
vI
P
i − v
IP
i−1 if i > 1
(6.1)
With these variables, it is possible to define the constraints, as follows:
Throughput: For every throughput constrained process P, a constraint is defined as
KPth = (S = {v
IP
1 , . . . v
IP
o } ⊂ V
A, RPth), where o = N
P
it . The region of the constraint is
defined as RPth = {(n1, . . . , no) ∈ N
o, n1 ≤ k
P ∧ ∀i ∈ {2, . . . , o}, (ni − ni−1) ≤ k
P}, with kP
the constraint defined by the user with the maximum number of cycles per iteration. For
soft real-time applications a weaker constraint is defined by averaging the iteration times,
i.e., RPth = {(n1, . . . , no) ∈ N
o, 1o (n1 +
∑o
i=2(ni − ni−1)) =
no
o ≤ k
P}.
Latency: For every latency constraint defined along a path Pi−>j = (Pi, . . . , Pj), a con-
straint is defined as K
i−>j
path = (S = {v
I
P
i
1 , . . . , v
I
P
i
o , v
I
P
j
1 , . . . , v
I
P
j
q } ⊂ V
A, R
i−>j
path ), where o =
N
Pi
it and q = N
Pj
it . The region of the constraint is defined as R
i−>j
path = {(n1, . . . , no,m1, . . . ,mq)
∈ No+q,m1 ≤ k
i−>j ∧ ∀i ∈ {2, . . . , o}, (mi − ni−1) ≤ k
i−>j}, with ki−>j the path constraint
defined by the user. Similarly, the average is used for soft real-time applications.
In general, it is not possible to define a path latency in a KPN, since there is no way
to relate events of different processes (recall from Section 2.5.3 that KPN is an untimed
MoC). For this reason, the constraint definition above is restricted to paths in which the
head and the tail have the same number of iterations (actually, N
Pi
it = N
Pj
it + 1). Notice
also, that the latency constraint is determined by the time checkpoints of the tail and head
processes. In the implementation, it is checked that between these two checkpoints, at
least one time checkpoint is observed for every other process in the path. These kinds of
path constraints are typical in iterative algorithms, e.g., iterative receivers, where a process
produces tokens into a subnetwork that iterates for an unknown amount of times before
producing the final result to the sink process.
108 Chapter 6. Parallel Code Flow
b)a)
t
...
...
R/W events
Time checkpoints
t
t
t
Figure 6.5: Example of how timing constraints are measured. a) Throughput constraint
on a process Px. b) Latency constraint on the path (P1, P2, P3).
The above definitions are clarified by means of the example in Figure 6.5, where the
time stamps of all the events after the mapping process are displayed. The measurement
for a throughput constraint is shown in Figure 6.5a. This consists in simply subtracting
the time stamps of consecutive time checkpoint events. Notice, that each iteration in the
example is composed of a different number of segments. The first, second and third
iterations contain 2, 5 and 8 segments, respectively. The latency constraint in Figure 6.5b
demonstrates how the checkpoints of the head and the tail processes are used. Notice that
in this simple example, the process in the middle (P2) is allowed to iterate several times.
This section covered all application constraints, but the time trigger constraint defined
in Section 6.1.3.2. This constraint is interpreted as a latency constraint on a single process.
Additionally, time-triggered processes are treated differently during model evaluation,
since their activation depends not only on the status of the channels but also on a timer.
6.3.1.3 Generating Architecture Constraints
The second condition for a valid runtime configuration in (Definition 2.16) regards con-
straints imposed by the attributes of the target platform. Three different attributes define
constraints on the mapping process: the size of the communication resources (e.g., memo-
ries), the amount of channels supported by a communication resource and the amount of
tasks supported by a processor type. These attributes are all described in the architecture
file (see Listing 6.1).
Memory Size: The amount of memory, due to logical channels mapped to a given com-
munication resource, cannot exceed the amount of memory available. Let SCR denote
the set of application channels mapped to CR = (xCRMEM, x
CR
CH), that is S
CR = {CA ∈
CA, µc(CA) = CP = (PEi, PEj, S, CM
CP),CR ∈ S}. For every communication resource,
the inequality
∑
CA∈SCR β(C
A) · varsize(C
A) ≤ xCRMEM must hold. If there is no global
memory constraint set, it is set to the maximum available memory in the platform, i.e.,
kmem =
∑
CR∈CR x
CR
MEM.
Supported Channels: The amount of channels mapped to a communication resource
must not exceed the maximum allowed. This constraint applies to hardware channels,
such as HW FIFOs. For every communication resource CR = (xCRMEM, x
CR
CH), the inequality
|SCR| ≤ xCRCH must hold.
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Figure 6.6: Trace Replay Module.
Supported Tasks: The amount of tasks mapped to a given processing element must not
exceed the maximum allowed. This applies to hardware accelerators. Let SPE denote the
set of processes mapped to a processor PE, i.e., SPE = {PA ∈ PA, µp(PA) = PE}. For
every processor PEPTi , the inequality |S
PEPTi | ≤ xPTtasks must hold.
6.3.2 Model Evaluation
Model evaluation refers to the process of assessing the quality of a runtime configuration.
This is required in the mapping phase in order to decide whether a runtime configuration
is valid or not. For this purpose a lightweight discrete-event simulator is included in the
flow, called Trace Replay Module (TRM).
The TRM emulates the runtime system of the target platform and generates a Gantt
Chart of the execution of the application by replaying the traces of the processes. The way
the segments of the traces are scheduled is controlled by the given runtime configuration,
as illustrated in Figure 6.6. The TRM uses the cost models of the platform to estimate the
time of the segments and the delays introduced by data communication. After replaying
the traces, every segment of every trace is annotated with a time stamp. These time stamps
are used to verify constraint compliance, as defined in Section 6.3.1.2. Apart from a report
about the timing constraints, the TRM produces the following files with analysis results:
• Gantt Chart: The emulated schedule of the application is exported as a value change
dump (vcd) file. This file includes the schedule and the buffer utilization.
• Channel profiles: The occupation of each one of the application channels is exported
as a function of time. This allows the user to identify under-utilization of buffers as
well as potential bottlenecks.
• Platform utilization: The utilization of each one of the processors of the platform is
also exported as a function of time.
• Statistics: Several statistics are exported which can be visualized in the MAPS IDE.
This includes process blocking time and overhead due to context switches.
Figure 6.7 gives an example of the analysis results for the JPEG application from the
motivational example in Section 2.1. On the upper left corner, the figure shows the trace of
the RLE process (see also Listing 2.1). Lines pointing downwards represent read events and
lines pointing upwards represent write events. As expected for a run-length encoder, the
amount of write events between read events varies, depending on the content of the input
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Figure 6.7: Sample visualization of analysis results for the JPEG application.
tokens. The plot on the upper right corner of Figure 6.7 shows the profile of the channel
containing encoded green color components (greenBlockEnc). Finally, the Gantt Chart
of the application on a platform with three VLIW processors is shown on the bottom of
Figure 6.7. The first signal is a different representation of the greenBlockEnc channel
profile. The remaining signals show the process identifier that runs at a given time on
each of the processors. In this example, the identifiers 17 – 19 correspond to the IDCT
processes for the three color components, which take most of the computation time. The
value XXX in a signal expresses that the processor is idle.
6.4 Best-Effort Mapping and Scheduling
This section introduces the general structure of the mapping and scheduling phase of
the parallel flow from Figure 6.1. It also describes a set of heuristics for computing a
runtime configuration for best-effort applications, i.e., applications with no timing con-
straints. For these applications, the optimization target consists in minimizing the appli-
cation makespan. Irrespective of the method, the computed runtime configuration always
respects the non-timing constraints, defined in Section 6.3.1.2.
The flow of the mapping phase is depicted in Figure 6.8. It is composed of four differ-
ent steps, which are presented in this section. The heuristic for buffer sizing is described
in Section 6.4.2. Those for setting the parameters of the schedulers are treated in Sec-
tion 6.4.3. Sections 6.4.4–6.4.5 present the algorithms for process and channel mapping.
Finally, the post-processing step is described in Section 6.4.6. Before presenting the heuris-
tics, the next section introduces a graph representation of the process traces which is used
by some heuristics.
6.4.1 Trace Graph
For the purpose of analysis, the process traces described in Section 6.2.1 can be represented
as a graph. Intuitively, given a KPN application A with traces T A, its trace graph would
contain a node for every segment of every process. Segments would be connected by
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Figure 6.8: Flow of the mapping and scheduling phase.
dependencies, e.g., the segment that starts after reading the n-th token from a given chan-
nel is only ready after the segment writing that n-th token was executed. Since the trace
graph must model communication costs and account for blocking read/write semantics,
its actual construction is more complex.
Definition 6.4. The trace graph (T GA) of a KPN application KPNA = (PA, CA, varsize)
with traces T A is a directed graph T GA = (V = SA ∪ REA ∪ {vs, ve}, E ⊆ V ×V), where
SA is the set of segments in the application traces, REA is a set that contains all read events
in the traces and {vs, ve} are auxiliary nodes. Edges in the graph represent dependencies.
Let rC
A
i denote the i-th read access to channel C
A, so that ∀CA ∈ CA, i ∈ N, (rC
A
i ∈
REA). For convenience, let SC
A
ri
∈ SA be the segment that finishes with read event
rC
A
i (note that S
CA
ri
∈ Tdst(C
A)). Similarly, let WEA be the set of all write events and
SC
A
wi
∈ SA the segment that finishes with write event wC
A
i (S
CA
wi
∈ Tsrc(C
A)). Finally, let
nextseg(SP) denote the segment coming directly after SP in the trace of process P, i.e.,
SPi+1 = nextseg(S
P
i ). Note that every channel access may consume or produce several
tokens. However, to ease the presentation of the trace graph, assume that every chan-
nel access corresponds to a single token. The extension to multi-token access follows the
same concepts presented here. With this simplification, the edges of the trace graph are
constructed following six rules:
1. Sequential order: ∀SPi ∈ S
A, (SPi , S
P
i+1) ∈ E.
2. Read after compute: ∀rC
A
k ∈ RE
A, (SC
A
rk
, rC
A
k ) ∈ E, i.e., the read event happens only
after the segment has finished.
3. Block-reads: ∀wC
A
k ∈ WE
A, (SC
A
wk
, rC
A
k ) ∈ E, i.e., the k-th token can be read only after
it has been written.
4. Unblock-read: ∀rC
A
k ∈ RE
A, (rC
A
k , nextseg(S
CA
rk
)) ∈ E, i.e., after the read event issued
by a segment is done, the next segment in the trace is unblocked.
5. Block-writes: ∀wC
A
k ∈ WE
A, (rC
A
k−β(CA)
, nextseg(SC
A
wk
)) ∈ E, i.e., due to buffer sizing
(β), the k-th token can only be written if at least (k− β(CA)) tokens have been read.
6. Single root, single leaf: There is an edge from vs to every root node and from every
leaf node to ve.
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Figure 6.9: Example of a trace graph. a) KPN traces. b) Corresponding trace graph.
Figure 6.9 illustrates the construction of a trace graph for a simple KPN. The appli-
cation topology and the initial portion of its traces are shown in Figure 6.9a. Figure 6.9b
shows the corresponding trace graph, in which the six different kinds of edges can be
seen. As an example, consider the block-write edge (rC21 , S
P1
4 ). In this case, since two tokens
fit in channel C2 (β(C2) = 2), the third write would block if no token has been read.
6.4.2 Graph-based Buffer Sizing
Theoretically channels in a KPN are unbounded [125]. In practice, channels have to be
bounded, which may lead to artificial deadlocks [197]. This section presents a heuristic to
solve the buffer sizing problem, i.e., determining the buffer sizing function β : CA → N
for a KPN application KPNA = (PA, CA, varsize). The graph-based heuristic is similar
to classical simulation-based buffer sizing approaches [17, 197] (see also Section 3.3.2.2).
However, instead of using a simulator, the heuristic uses the trace graph introduced in
Section 6.4.1. The goal of this buffer sizing heuristic within the mapping flow in Fig-
ure 6.8 is to determine the minimum required buffer sizes that allow the application to
run without deadlocks. Later in the flow, buffers can be enlarged in order to improve the
throughput of constrained processes (see Section 6.5).
In the trace graph, changes in the buffer sizes modify the block-write edges. Given
fixed buffer sizes (β), a trace is deadlocked if its corresponding trace graph has a cycle.
It is therefore possible to incrementally construct a trace graph until no cycle is observed.
This is equivalent to incrementing the buffer sizes once a the simulation enters a deadlock
in simulation-based approaches. The trace graph offers more information about the reason
of the deadlock, so that size increments can be tailored better.
The pseudocode of the graph-based buffer sizing heuristic is shown in Algorithm 6.1.
The function InitBursty in Line 2 performs the initialization of the buffer sizes. This is
based on a local, per-channel analysis of the process traces. It assigns every channel a size
that equals the biggest burst access (read or write) observed over a window of time. Since
there is no mapping information, the time of the segments is assumed to be the average
among all processor types. The window of time is determined by the average cost of a
context switch. The function BuildTraceGraph in Line 3 performs the graph construction
described in Section 6.4.1. The loop in Lines 4–15 iteratively increases the buffer sizes
of channels that lead to artificial deadlocks. These correspond to edges created due to
blocking writes in the cycle of the trace graph (edges in Scycle in Line 7). The function
UpdateGraph in Line 14 updates only the block-write edges affected by changes in βtg.
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Algorithm 6.1 Graph-based Buffer Sizing.
1: procedure BStg(A = ((PAEA,KPNA),VA,KA), T A, SOC)
2: βtg ← InitBursty(T A, SOC)
3: T GA ← BuildTraceGraph(T A,KPNA, βtg)
4: while IsCyclic(T GA) do
5: if GetMemory(βtg, varsize) > kmem then error: not enough memory; return ∅
6: end if
7: Scycle ← GetCycleEdges(T G
A)
8: for CA ∈ Scycle do
9: if CA is block write then
10: s← βtg(CA)
11: βtg ← βtg ∪ (CA, s+ 1)
12: end if
13: end for
14: T GA ← UpdateGraph(T GA, βtg)
15: end while
16: return βtg
17: end procedure
6.4.3 Heuristics for Setting Scheduler Parameters
Depending on the configuration file passed to the mapping flow, different scheduling
policies may be used for dynamic scheduling. The purpose of this phase is to fix the
different parameters of the schedulers. This thesis proposes methods for setting the time
slot used by time-slicing policies and the relative importance of processes. The latter is
used to sort processes in several stages of the flow and can also be directly used as process
priority in the case of priority-based schedulers. For further detail refer to Appendix A.2.1.
6.4.4 Heuristics for Decoupled Process and Channel Mapping
As mentioned in Section 3.3.2, the mapping heuristics used in literature mostly address
process mapping, and perform channel mapping once the processes have been mapped
(see also [51]). This approach suffices for simple platforms with a single shared memory
and simple communication primitives. For the platforms addressed in this thesis, this
approach falls short, as will be discussed in Section 6.6. This section presents a greedy
decoupled mapping heuristic. It first computes a process mapping, discussed in Sec-
tion 6.4.4.2, followed by a channel mapping, discussed in Section 6.4.4.3.
6.4.4.1 Definitions
To ease the presentation of some the algorithms in the upcoming sections, let MX denote
the set of KPN elements mapped to a resource X. Inversely, an assignment set
Me is the
set of resources to which a KPN element can be mapped. More formally,
Definition 6.5. A mapping set of a platform element e ∈ (PE ∪ CR ∪ CP) is denoted Me
and contains the KPN elements that are mapped to it, i.e., MPE = {PA ∈ PA, µp(PA) =
PE}, MCR = {CA ∈ CA, µc(CA) = CP = (PEi, PEj,CR, CM
CP)} and MCP = {CA ∈
CA, µc(CA) = CP}.
114 Chapter 6. Parallel Code Flow
Definition 6.6. An assignment set of a KPN element e ∈ PAEA is denoted
Me and con-
tains several platform resources to which the element can be mapped.
The algorithm in Section 6.4.5 uses groups of resources, so it is convenient to extend
the mapping set to a group of resources.
Definition 6.7. A group mapping set of a set of platform resources G ⊆ (PE ∪ CR∪ CP)
is denoted MG and contains all the KPN elements that are mapped to the elements in G,
i.e., MG =
⋃
e∈G M
e.
6.4.4.2 Process Mapping Heuristics
The following heuristics for process-only mapping (µp : PA → PE ) have been adapted
from the literature to the trace-based mapping approach proposed in this thesis:
• Computation Balancing: This heuristic balances the load of the application among
the processors.
• Affinity: This heuristic assigns processes to the more affine processor type, i.e., the
processor type that executes the process the fastest.
• Random Walk: This heuristic consists in randomly selecting a processor for every
process and evaluating the result using the TRM. This process is repeated several
times and the best observed mapping is returned as solution. Due to the complexity
of the mapping process, such randomized mapping have been used even for the
simpler DAG mapping problem [268].
• Simulated Mapping: This is a heuristic that uses a dynamic list scheduler on the
segments of the application. During the emulated execution, the probability of pro-
cess migration is reduced so that a fixed mapping is obtained. This new heuristic is
inspired by the well-known simulated annealing technique.
The exact definitions of how µp is computed based on the information obtained during
tracing are provided in Appendix A.2.2.
6.4.4.3 Independent Channel Mapping (ICM)
ICM refers to the process of finding a channel mapping µc : CA → CP , given a pre-
computed process mapping µp : PA → PE , so that (1) The KPN mapping (µp, µc) is
logically valid (see Definition 2.16) and (2) the application makespan is minimized.
A greedy heuristic was devised in order to solve this problem. It starts by creating
an assignment set with all possible communication primitives for every KPN channel, i.e.,
MCA = {CP = (PEi, PEj,CR, CM
CP) ∈ CP , PEi = µp(src(C
A)) ∧ PEj = µp(dst(C
A)) ∧
β(CA) · varsize(C
A) ≤ xCRMEM}. Recall that x
CR
MEM is the maximum amount of memory avail-
able for communication in the underlying communication resource. Then the channels
are sorted, in decreasing order, according to the amount of traffic observed during tracing.
While traversing the sorted list, every channel CA with total traffic XCA is assigned the
fastest available communication primitive, i.e., µc(CA) = CP
∗ = (PEi, PEj,CR
∗, CMCP),
with
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CP∗ = argmin
CP∈
MCA
(ζCPij(XCA)), s.t.
β(CA) · varsize(C
A) +
∑
C∈MCR
∗ β(C) · varsize(C) ≤ x
CR∗
MEM ∧ |M
CR∗ | < xCR
∗
CH
(6.2)
Additionally, a simple backtracking was implemented for CPs over HW FIFOs. This
improved the success rate of ICM on platforms with restricted communication links. If at
any point it is not possible to assign a CP, the algorithm fails.
6.4.5 Joint Process and Channel Mapping: The GBM Algorithm
The mapping heuristics described in the previous section share similarities with commonly
used algorithms. However, as discussed in Section 1.1.1, new communication architectures
have made channel mapping equally important to process mapping. This section presents
an algorithm that maps KPN processes and channels in no predefined order, but depend-
ing on the application and the target platform.
The goal of a joint mapping process is to compute both µp and µc simultaneously,
obtaining a valid KPN mapping with minimum makespan. To solve this problem, a Group-
Based Mapping (GBM) algorithm is proposed with two main underlying goals: (1) Narrow
the mapping space while avoiding early selection of specific HW resources, (2) analyze
jointly processes and channels in no predefined order.
To achieve the first goal the algorithm was split into two phases. In the first one, KPN
elements are iteratively mapped to groups of HW resources, i.e., assignment sets from
Definition 6.6. This reflects the fact that different resources may display the same timing
characteristic for a given KPN element. In the second phase, a sort of homogeneous map-
ping is performed in which the actual HW resources are selected. To achieve the second
goal, the algorithm was designed so that processes and channels are selected according to
an improvement measure. This measure is not biased to processes or channels, thus, they
are selected in no prescribed order.
The pseudocode of the GBM heuristic is shown in Algorithm 6.2. As mentioned be-
fore, the first phase in Lines 2–12 works on assignment sets of the KPN elements (
Me).
These sets are reduced iteratively by calls to the function MakeProposal until no more re-
ductions are possible. The function MakeProposal selects a KPN element e∗ and reduces
its set from
Me∗ to
M∗. The first call to Assess in Line 5 checks whether the reduction
is feasible. If it is not, the proposed new set
M∗ is removed from the previous set
Me∗
and the feasibility is checked anew (second call to Assess in Line 7). At the end of the
first phase, every KPN element e has an optimized assignment set
Me. The second phase
then performs homogeneous mapping on these groups (see Line 13). Further details of
the GBM algorithm are provided in the following sections.
6.4.5.1 Making a Proposal
In this context, making a proposal refers to the process of selecting a KPN element and
refining its assignment set. The algorithm for making proposals uses the trace graph T GA
introduced in Section 6.4.1. Since the buffer sizing process has already taken place, the
trace graph is acyclic. Proposals are generated by analyzing the Dominant Sequence [224]
of the trace DAG, i.e., the critical path of the partially mapped graph.
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Algorithm 6.2 Group-Based Algorithm.
1: procedure GBM(MA = (PAEA,KPNA = (PA, CA, varsize)), SOC = (PE , CP), β)
2: ∀PA ∈ PA,
MPA ← PE , ∀CA ∈ CA,
MCA ← CP
3: while CanMakeProposals({(e ∈ PAEA,
Me)}) do
4: (e∗,
M∗)← MakeProposal({(e ∈ PAEA,
Me)})
5: ( f , {(e,
M′e)})← Assess({(e ∈ PAEA,
Me)}, (e∗,
M∗))
6: if f = False then
7: ( f , {(e,
M′e)})← Assess({(e ∈ PAEA,
Me)}, (e∗,
Me∗ −
M∗))
8: if f = False then fatal error; return (∅, ∅)
9: end if
10: end if
11: ∀e ∈ PAEA,
Me ←
M′e
12: end while
13: return DoHomogeneousMapping({(e ∈ PAEA,
Me)}) → returns the KPN mapping (µp, µc)
14: end procedure
15: procedure Assess({(e,
Me)}, (e∗,
M∗))
16: {(e,
M′e)} ← Propagate({(e ∈ PAEA,
Me)}, (e∗,
M∗)
17: if ∃e ∈ PAEA,
M′e = ∅ then return (False, ∅)
18: end if
19: f ← LoadControl({(e ∈ PAEA,
M′e)})
20: if f = False then return (False, ∅)
21: end if
22: if e∗ ∈ CA then → extra check for communication channels
23: {(e,
M′e)} ← ConsistCheck({(e ∈ PAEA,
M′e)}, e∗)
24: if ∃e ∈ PAEA,
M′e = ∅ then return (False, ∅)
25: end if
26: end if
27: return (True, {(e,
M′e)})
28: end procedure
At every call to MakeProposal, the critical path of the trace DAG is determined.
This is done by using the timing provided by the slowest resource in the assignment set
Me, e ∈ PAEA. The algorithm compares the impact of alternative assignments for the
nodes in the critical path (better mapping than the slowest resource). The KPN element
corresponding to the trace graph nodes for which this impact is the highest is selected. The
function then returns this element together with its assignment set reduced to the resource
group that produced the highest improvement. Once all the elements in the critical path
have been assigned to a group that contains only resources of the same type, no more
proposals can be done. In this case, a call to the function CanMakeProposals returns
false (see Line 3 in Algorithm 6.2).
6.4.5.2 Mapping Propagation
After a proposal has been made, the function Propagate in Line 16 of Algorithm 6.2 up-
dates all the assignment sets accordingly. Note that if the assignment set of a KPN element
is reduced, the assignment sets of other elements must be updated. As an example, con-
sider a process whose assignment set is reduced from the set of all processors (
MP = PE )
to a single processor (
M′P = {PEi}). As a consequence, all ingoing and outgoing commu-
nication edges must be mapped to communication primitives that have the processor PEi
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as destination and source, respectively. Again, as an example, consider a communication
channel C whose assignment set is reduced to a single primitive (
MC = {CPi j}) over a HW
FIFO. In such extreme case, the assignment sets of the source and destination processes
become
Msrc(C) = {PEi} and
Mdst(C) = {PEj}. As it can be seen, the update process has to
be propagated throughout the application graph. This process continues recursively, until
no more change in the assignment sets is observed.
6.4.5.3 Load Control
The function LoadControl in Line 19 of Algorithm 6.2 prevents proposals from always
selecting the same group of resources. For this purpose, a measure of the occupation of
a group has to be defined. This measure has to take into account that the bigger the KPN
elements are, the more difficult it is to distribute them within a resource group. Consider
for example an accumulated total memory requirement of 100 kB to be distributed on 3
memories of 40 kB each. While it is easy to distribute 20 small channels of 5 kB among the
group, it is impossible to do it for 4 bigger channels of 25 kB. A similar observation holds
for processes, where the size relates to the computation time. In the case of HW FIFOs,
the function checks that there are no more KPN channels assigned than HW FIFOs in the
group.
Consider a group of resources G ⊂ (PE ∪ CR) with associated mapping set MG ⊂
PAEA, i.e., a set of processes or channels mapped to the group G (see Definition 6.7).
Generally speaking, if |MG| > |G|, the load control ensures that the utilization of the
group U stays below a variable threshold:
U <
kx · |MG|
|MG|+ |G| · (kx/ky − 1)
(6.3)
The threshold is controlled by the amount of KPN elements and the amount of re-
sources. The parameters kx ∈ (0, 1), ky ∈ (0, kx) provide further control. In the extreme
cases |MG| = |G| and |MG| >> |G| the utilization is compared against ky and kx respec-
tively. The values of the parameters were determined empirically. For memories, they are
kx = 1, ky = 0.5 and for processors kx = 0.95, ky = 0.75.
The utilization U for a group of memories is determined by the ratio of the required
and the available memory, i.e.,
Umem =
∑
C∈MG β(C) · varsize(C)∑
CR∈G x
CR
MEM
(6.4)
For processors it is more involved, since the quantity available time is not as well defined
as the available memory. The LoadControl module uses an estimation of the makespan
T to model the available time. This estimation is obtained by performing list scheduling
on the trace DAG. With this, the utilization of a group of processors is defined as the ratio
of the required computation (cumulative segment costs) and the total available computing
time, determined by T cycles on each of the processors of the group. More precisely, for a
group G of processors of type PT,
Uproc =
∑
P∈MG ζ
PT
trace(P)
|G| · T
(6.5)
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6.4.5.4 Consistency Check
When a KPN channel is assigned to a group of CRs, inconsistencies may appear. This is
controlled by the function ConsistCheck in Line 23 of Algorithm 6.2. Consider a group
of HW FIFOs Gfifo that sparsely connect processors within a group Gproc. In this case, it
is not enough to perform local checks, i.e., whether all producers and consumers of the
KPN channels mapped to Gfifo are mapped to Gproc. It has to be further checked that there
actually exists at least one fixed feasible mapping.
6.4.5.5 Homogeneous Mapping
After the heterogeneous phase, the assignment sets of the nodes in the critical path of the
trace DAG consist only of resources of the same type. For these nodes, the problem is
reduced to multiple smaller homogeneous mapping problems, where the main concern
is to decide how to share hardware resources. Since sharing processors usually has a
higher impact on the runtime than sharing communication resources (e.g., memories),
this phase focuses on process mapping. Channel mapping can be done, in this case, as
an afterthought, as long as the assignment sets are correct. The same holds for the KPN
elements outside the critical path.
Any homogeneous mapping algorithm can be used in this phase, like those derived
from the bin packing algorithm. The function in Line 13 of Algorithm 6.2 uses the informa-
tion collected in the previous phase to compute the final mapping. First, note that due to
constraits imposed by channel assignment sets, mapping a process PA ∈ PA will some-
times imply mapping a group of processes GP
A
⊆ P. Processes are sorted primarily by
the size of these induced sets (|GP
A
|) and then by the size of the assignment sets (|
MPA |).
The bigger the induced group and the smaller the assignment set, the earlier the process
has to be mapped. The list of processes in the critical path of the trace DAG is sorted
according to the aforementioned criteria. Every process P∗ is mapped to the processor
PE∗ on which a local scheduler on the trace DAG reports the best finishing time. In or-
der to reduce the complexity of this mapping phase, the local scheduler considers only
segments of processes that are already mapped to the target processor PE∗ and ignores
other dependencies. More precisely, let ALAP(SP
∗
i ) be the As Late As Possible time of seg-
ment SP
∗
i , obtained during the critical path computation on the trace DAG. Let t
PE
SP
∗
i
be the
time computed by the local list scheduler for the same segment on every processor in the
assignment set, i.e., PE ∈
MP∗ . The final mapping is determined by µ
gbm
p (P
∗) = PE∗, with
PE∗ = argmin
PE∈
MP∗
∑
SP
∗
i ∈T
P∗
max(0, tPE
SP
∗
i
−ALAP(SP
∗
i )) (6.6)
The term tPE
SP
∗
i
−ALAP(SP
∗
i ) can be seen as a penalty for processors that do not have
free time slots that allow to schedule the segment before its theoretical ALAP time. After
every fixed mapping decision, the tests described in Sections 6.4.5.2–6.4.5.4 are performed.
6.4.6 Post-processing Phase
The final phase of the mapping and scheduling flow from Figure 6.8 is in charge of per-
forming final adjustments to the schedule descriptors. This includes checking for com-
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pliance with all non-timing constraints and for the logical validity of the configuration.
Additionally, a pass is included that further tightens the buffer sizes based on the current
schedule configuration.
6.5 Mapping and Scheduling with Timing Constraints
The previous section described the proposed algorithms for computing a valid configu-
ration for applications with no timing constraints. In the presence of timing constraints,
the objective of the optimization problems is shifted. Instead of attempting to produce a
runtime configuration with the minimum makespan, a configuration is now sought which
meets the timing constraints while using as few platform resources as possible. The ap-
proach followed is therefore to start from the smallest possible platform configuration and
gradually use more resources (e.g., processors and memories) until a valid best-effort map-
ping is obtained. The initial platform configuration, SOC+ = (PE+ ⊆ PE , CP+ ⊆ CP),
is determined by user-defined mapping constraints. A similar approach is followed for
more restricted application representations in [181, 231].
The pseudo code for the iterative mapping heuristic is presented in Algorithm 6.3.
The algorithm receives the KPN application A ∈ Akpn, the traces and the model of the
architecture. The initial platform subset is generated by the function InitTargetSubset in
Line 2. For this purpose, it uses the constraints specified by the user (platform subset and
fixed mapping as defined in Section 6.3.1.2). If no platform constraint was specified, the
function returns a randomly selected processor PEi together with all the communication
primitives that connect it with itself CPii. The outer loop in Lines 5–24 is in charge of
gradually adding more processors to the mapping process (see IncrPlatform in Lines
19–23). For every new platform configuration, a best-effort mapping is constructed fol-
lowing the steps presented in the previous section (see Lines 6–9). Note that the logical
bound constraints and the memory constraint are passed to the buffer sizing function.
After the post-processing phase, every runtime configuration RCA is logically valid and
satisfies the platform constraints (see Definition 2.16). To check the remaining constraints,
the TRM presented in Section 6.3.2 is used, as suggested by the call to TRMEval in Line
10. This function returns a flag fc that indicates if the constraints were met and several
runtime information (runinfo in Line 10), which includes the Gantt Chart, platform utiliza-
tion, channel profiles and other execution statistics. If the timing constraints are not met
( fc = False), the inner loop in Lines 11–18 attempts to improve the timing behavior by
increasing the sizes of the buffers. This is done until the memory constraint correspond-
ing to the subset SOC+ is surpassed. In the implementation, the inner loop is also exited
in case no timing improvement is observed after several iterations. For every new set of
buffer sizes β, the application is remapped and the constraints are checked (see Lines 15–
17). The algorithm returns the last computed runtime configuration together with the flag
fc that indicates whether the configuration is valid or not. Further details on the two new
functions IncrBuffers and IncrPlatform are provided in the following.
Incrementing Buffer Sizes: As mentioned before, several algorithms have been pro-
posed in the literature to increment buffer sizes, either for resolving deadlocks [86,197] or
for improving performance [50]. The function IncrBuffers in Algorithm 6.3 increments
the size of the buffers in a non uniform way. It does it by analyzing the channel profiles of
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Algorithm 6.3 Iterative algorithm for real-time applications.
1: procedure IterativeMapping( A = (MA = (PAEA,KPNA),VA,KA), T A, SOC)
2: SOC+ ← InitTargetSubset(SOC, {KAfixedmap,K
A
subset} ⊂ K
A)
3: fc ← False → flag for constraints met
4: fb ← False → flag for buffer increment successful
5: repeat
6: β← BStg(A, T A, SOC+, {KAlcb,K
A
mem} ⊂ K
A) → from Algorithm 6.1, recall β ⊂ µa
7: µa ← GetSchedParams(T A, SOC+) → described in Section 6.4.3
8: (µp, µc)← GBM(MA, SOC+, β) → can also use other heuristic from Section 6.4.4
9: RCA = (µp, µc, µa)← PostProcess(µp, µc, µa) → described in Section 6.4.6
10: ( fc, runinfo)← TRMEval(KA, RC
A, T A, SOC+) → see TRM in Section 6.3.2 (Figure 6.6)
11: while fc = False do
12: ( fb, β)← IncrBuffers(β, SOC
+, {KAlcb,K
A
mem} ⊂ K
A, runinfo)
13: if fb = False then break → no more memory in current SOC
+
14: end if
15: (µp, µc)← GBM(MA, SOC+, β)
16: RCA ← PostProcess(µp, µc, µa)
17: ( fc, runinfo)← TRMEval(KA, RC
A, T A, SOC+)
18: end while
19: if fc = False then SOC′ ← IncrSoC(SOC+, SOC)
20: if SOC′ = SOC+ then break
21: end if
22: SOC+ ← SOC′
23: end if
24: until ( fc = True)
25: return ( fc, RC
A)
26: end procedure
the replayed execution as reported by the TRM. It then selects the channel that was full for
the longer time and increments its size by the biggest burst access (see also Section 6.4.2).
Incrementing the Platform Subset: The fundamental idea behind the iterative ap-
proach in Algorithm 6.3 is to obtain a best-effort mapping that meets the constraints while
using as few resources as possible. To achieve this, one would have to try all possible
configurations with one processor, then all possible configurations with two processors
and so forth. Note that for a platform with n processors, this procedure requires the map-
ping process to be run for 2n − 1 subgraphs of the platform graph SOC. To avoid this
exponential complexity, the function IncrPlatform in Algorithm 6.3 enlarges the cur-
rent subgraph SOC+ by adding a processor at a time, together with the corresponding
communication primitives.
This incremental procedure can be seen as a simple indexing over a set of subgraphs
that are traversed linearly. Let Lproc = {PE1,PE2, . . . ,PEn} ⊂ ℘ (PE) be the list of
processor subsets that define platform subgraphs {SOC1, SOC2, . . . , SOCn}, where SOCi =
(PE i, CP i). The i-th call to function IncrPlatform then returns the subgraph SOCi+1,
with SOC1 the subgraph returned by the function InitTargetSubset. Calls to function
IncrPlatform following the (n− 1)-th call will all return the last subset (SOCn), marking
the end of the algorithm (see Line 20 in Algorithm 6.3).
6.6. Case Study 121
e)
b)
ltvliw
Local Mems
SM
SM
SM
SM
d)
pairs
... 
to the 
decoder
src zz rlcr2b
dct
dct
dct
qnt
qnt
qnt
blocks blocks
scalars
r2b
fr
am
es
r2b
blocks
c)
src
fir_l ifft_l
fir_r ifft_r
snk
fft_l
fft_r
Left channel processing
Right channel processing
a)
irisc
ltvliw
LM LM LM LM
LM LM
ARM
OSIP
LM
SM
AHB Bus
qnt
src snk
qnt
qntdct
qnt
dct
vle
dct
dct
init
Figure 6.10: Experimental setup a) Densely Connected Platform (DCP). b) Sparsely Con-
nected Platform (SCP). c) JPEG. d) Audio filter. e) MJPEG.
6.6 Case Study
This section presents results that help to assess the quality of the algorithms proposed in
this chapter. It does it with the experimental setup described in Section 6.6.1. The algo-
rithms for best-effort applications are benchmarked in Section 6.6.2. Finally, Section 6.6.3
presents the results for real-time applications.
6.6.1 Experimental Setup
The proposed algorithms are tested on both real and synthetic applications on two differ-
ent platforms. Further details are provided in the following.
6.6.1.1 Target Platforms
To test the algorithms, two virtual platforms are assembled that reflect the characteristics
of current MPSoCs, described in Section 1.1.1 (see also Figure 1.6). The first one is an
OSIP-based MPSoC, containing an ARM host processor, 2 IRISCs and 4 LTVLIWs (see
Section 4.2.3.1). Each processor has a local memory and can access a shared memory over
an AHB bus, as shown in Figure 6.10a. In this case study the functional model of OSIP is
used (see Section 4.2.3.2). Due to its standard interconnect, this MPSoC is denoted Densely
Connected Platform (DCP).
The DCP virtual platform serves also to test the generated code of the OSIP-backend
for functional correctness. For timing analysis, the results from both the virtual platform
and the TRM can be used. When using simulation-based KPN tracing, the TRM timing
deviates only 3% from the results of the actual virtual platform. This is due to the accuracy
of OSIP’s model and the rather simple architecture of the MPSoC. When using table-based
and Totalprof for KPN tracing, the deviation increases. Note however, that this thesis is
not concerned with improving the quality of the sequential performance estimates, but
with methodologies that enable a programmer to choose which technique to use.
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The second test MPSoC is a Sparsely Connected Platform (SCP), shown in Figure 6.10b.
It represents more specialized MPSoCs, that include dedicated, high bandwidth hardware
communication channels. This channels are typically sparse, as in the case of so-called
pipelined MPSoCs [36, 121] or the BlueWonder’s BWC200 [65]. The platform includes four
LTVLIW processors with local memories and four hardware channels, implemented as
dual port memories. Due to its sparse interconnect, the SCP platform poses more chal-
lenges to the mapping process than the DCP platform. It is therefore used to validate the
joint mapping proposed in Section 6.4.5.
6.6.1.2 Real-Life Applications
In order to assess the quality of the KPN mapping algorithms, three applications from
the motivational example in Section 2.1 are used. The first application is the parallelized
version of the audio filter (LP-AF) obtained with the sequential flow in Section 5.5.2, shown
in Figure 6.10c. A portion of the KPN representation of the JPEG application is shown in
Figure 6.10d. It contains a processing branch for each one of the three color components.
In each branch, the rectangular-to-block (r2b) transformation, the discrete cosine transform
(dct) and the quantization (qnt) are performed. The streams are merged by the zig-zag (zz)
block and further encoded using the run-length-code (rlc). The JPEG decoder is connected
directly after the rlc process, so that the correctness of the application can be analyzed by
comparing the input and the output files for equality. In total, the parallel implementation
of the JPEG application has 24 processes and 28 channels. The third application is a KPN
implementation of the MJPEG standard, shown in Figure 6.10e, presented in [223].
6.6.1.3 Random KPN Applications
Apart from the real applications, in order to effectively assess the quality of a mapping
algorithm, many more tests have to be performed. For this purpose, several KPN graphs
with their corresponding traces were randomly generated.
The random KPN generator uses the graph generation facility of the SDF3 tool [232].
The generated SDF graph is then modified by selecting actors and modifying their be-
havior to be less static. Given a random SDF, actors are turned into CSDF actors with a
probability of 30% and into KPN processes with a probability of 40%. With a probability
of 30%, the SDF behavior of an actor is retained. The conversion from SDF to CSDF is
done by dividing the behavior of the original SDF actor into fragments. As an example,
consider an SDF actor with a single input of rate 4 and a single output of rate 3. The same
behavior can be obtained with a CSDF actor with two phases, a first phase that consumes
and produces two tokens ((2, 2)) and a second phase that consumes two and produces
one token ((2, 1)). Many other alternatives are possible, e.g., two phases ((3, 3), (1, 0)) or
three phases ((1, 2), (2, 1), (1, 0)). With this conversion, the consistency of the original SDF
is conserved. The conversion to KPN process is more complex. This is achieved by first
defining phases, as in the case of CSDF, and then introducing randomness in the way the
phases are selected at runtime, i.e., during trace generation.
With the application topology and the behavior description of each node in the graph,
artificial KPN traces are generated. Once the artificial traces are created, the rest of the
parallel flow can be used to produce a KPN mapping and evaluate it on the TRM. For the
experimental evaluation, two sets of random graphs were used: a low-communication set
(LC-RKPN) and a high-communication one (HC-RKPN). Each set contains 2 groups of 200
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Figure 6.11: Sample randomly generated KPN graphs and example execution trace for
the highlighted KPN processes (on the bottom of the graphs). a) A graph
from the HC-RKPN set. b) A graph from the LC-RKPN set.
graphs, one with high and one with low variance (in terms of computation and communi-
cation times). The graphs in LC-RKPN and HC-RKPN have an average communication-to-
computation ratio of 0.001 and 0.1 respectively. Two sample randomly generated graphs
are shown in Figure 6.11.
6.6.2 Best-Effort Results
The results for platform DCP are summarized in Figure 6.12. The figure shows the
achieved makespan for all the test KPNs with the different algorithms relative to the
makespan obtained by GBM. The keys in the figure refer to the ICM heuristics intro-
duced in Section 6.4.4, namely affinity (AFF), random walk (RW), computation balancing
(CB) and simulated mapping (SIM).
The makespan of LP-AF, JPEG and MJPEG obtained by GBM was of 57.2, 156.9 and
336.7 Mcycles respectively. As shown in Figure 6.12a, GBM produces results that are as
good as the results produced by simulated mapping, which is the best process-only map-
ping heuristic. In average, GBM and SIM produced makespans that are 53%, 36% and 38%
smaller than those produced by the other ICM heuristics for the three test applications,
respectively. The makespans achieved by GBM correspond to a speedup of 3.76x, 3.82x
and 3.02x compared to a solution in which all processes run on a single VLIW. For the
JPEG application, with traces of around 25 MB, the runtime of the whole mapping flow
was of 2.1 s (On a AMD Phenom host processor running at 3.2 GHz with 8 GB of RAM).
The results for the 4 different groups of random KPNs are shown in Figure 6.12b. For
the low communication case (LC-RKPN1-2), GBM reported a speedup of 10% with respect
to average result of the remaining heuristics. For cases HC-RKPN1-2 the speedup was of
24%. Also here, the benefit of GBM increases with the complexity of the application.
124 Chapter 6. Parallel Code Flow
 0.8
 1.2
 1.6
LP-AF JPEG MJPEGM
ak
es
p
an
 r
el
at
iv
e 
to
 G
B
M
a) Real Applications
Results on Platform: DCP
 0.8
 1
 1.2
LC-1 LC-2 HC-1 HC-2M
ak
es
p
an
 r
el
at
iv
e 
to
 G
B
M
b) Random KPNs
Results on Platform: DCP
AFF RW CB SIM  GBM
Figure 6.12: Mapping results for platform DCP. a) Results for real applications. b) Re-
sults for random graphs.
Notice also, that GBM was almost always the best algorithm, while the second best varied
along the experiments. Finally, note that the results of heuristics like CB, SIM and AFF
were similar to those of RW. This has not been the case in previous works which neglect
or oversimplify the interconnect.
GBM performed well on platform DCP, which is not a very challenging platform for
channel mapping. The benefits of a joint mapping algorithm are more evident on platform
SCP. Mapping channels after processes failed for the three real applications. GBM, instead,
found correct mappings with a makespan of 60.5, 206.4 and 345.3 Mcycles for LP-AF,
JPEG and MJPEG respectively. A similar situation was observed in the case of random
graphs. GBM managed to map all random graphs, whereas the ICM heuristics failed
in over 96% of the cases (see Table 6.1). This high failure rate was expected since the
restricted interconnect of platform SCP introduces constraints on process mapping that
are not considered in the process-only mapping heuristics of Section 6.4.4.2.
6.6.3 Results for Real-Time Applications
The iterative approach of Algorithm 6.3 is tested on the two real-time applications, LP-AF
and MJPEG on platform DCP. Every execution of the sink process of the LP-AF application
produces 1024 16-bit samples. Therefore, to achieve an audio rate of 192 kbit/s, it has to
Table 6.1: Test results for 800 random KPNs on platform SCP.
Successes Failures Success Ratio (%)
GBM 800 0 100
Computation Balancing 30 770 3.8
Simulated mapping 30 770 3.8
Affinity 38 768 4.8
Random walk 26 776 3.2
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Figure 6.13: Real-time mapping results. a) Mapping results for LP-AF with and with-
out real time constraints. b) Same for MJPEG.
execute every 83.3 ms (as specified in Section 2.1). For MJPEG, the constraint of 10 frames-
per-second requires that the sink process executes every 100 ms.
Given the relative small size of platform DCP, all platforms subsets are analyzed in
this case study. For both applications, the algorithm was able to find a valid runtime
configuration after 13 and 34 iterations, respectively. Finding a solution took the tool
60 s for LP-AF and 330 s for MJPEG. The computed mappings are shown in Figure 6.13
together with the best-effort mapping. As expected, the computed mapping uses less
resources. The result for LP-AF uses two IRISCs and two LTVLIWs (see Figure 6.13a).
Note that the best-effort mapping uses dedicated LTVLIW processors for the FFT and
IFFT processes. Provided with the throughput constraint, the mapper decided to share
the FFT processing with the filter and the source processes on PE3 and the filter and the
sink processes on PE4. The additional load on the LTVLIW is compensated by mapping
the IFFT processes to the IRISC processors. Note that merging the filter with the FFT
matches the initial partition proposed by the sequential flow. The result for MJPEG uses
one IRISC and three LTVLIWs, as shown in Figure 6.13b.
Figure 6.14 shows the progress of the iterative mapping process for both applications.
This figure shows how the makespan decreases by making more resources available to the
mapper. Small improvements in the makespan are usually due to an increase of the buffer
sizes in the inner loop of Algorithm 6.3. Notice however, that increasing the buffers not
always improves the throughput since new delays might appear due to a new data map-
ping to a bigger, slower memory. The bigger steps in the figure are produced by adding
processors to the mapping problem. The figure also shows the value below which the
throughput constraint is fulfilled. It corresponds to 91.6 Mcycles for LP-AF and 330 Mcy-
cles for MJPEG, since the sink processes are executed 11 and 33 times in each application
respectively.
6.7 Limitations and Outlook
The parallel flow presented in this chapter has some limitations which can be addressed
by future extensions. The main ones are:
• Parallel transformations: The tool flow has no optimizations that work directly on
the KPN specification, e.g., by merging or splitting processes. Such transformations
would reduce the complexity of the later mapping phase. These transformations
could make use of the analysis for sequential code presented in Chapter 5. Initial
work on parallel transformations have been reported in [233].
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Figure 6.14: Real-time iterative mapping. a) For LP-AF. b) For MJPEG.
• Reliability: The tracing approach followed in the parallel flow is sensitive to the
selected application inputs. A runtime configuration is only guaranteed to be valid
for the traces used in the mapping flow. The reliability could be improved by adding
static path analysis of the processes’ behavior. Again, the sequential tool flow from
Chapter 5 can be used for this purpose.
• Communication modeling: The communication model in Equation 2.2 allowed to
successfully integrate mapping of channels and processes for the platforms ana-
lyzed in this chapter. The model can be further extended to capture more complex
communication primitives, e.g., by allowing a more stochastic behavior.
6.8 Synopsis
This chapter presented a solution to the parallel problem stated in Section 2.5. The solution
approach is based on the analysis of process traces, for which a KPN tracing framework
was proposed. Several heuristics were described for obtaining a valid runtime configura-
tion. The simplicity of these heuristics, as opposed to evolutionary approaches, allows the
parallel flow to be integrated in interactive programming environments, like the MAPS
IDE. Furthermore, the infrastructure proposed in this thesis can be used as basis for fur-
ther research on upcoming dynamic applications and complex platforms. The algorithms
were benchmarked on several applications.
The parallel flow presented in this chapter is based on source code analysis, source-
to-source transformation and, finally, traditional compilation. This approach falls short in
the case of applications described as block diagrams, for which no source code is avail-
able. The approach also fails to discover potential hardware acceleration in the platform
to implement a process specified using the C language. Both features are needed for de-
manding applications, like the MIMO-OFDM receiver in Section 2.1. This extensions are
the matter of the next chapter.
Chapter 7
Extensions for Software Defined Radio
Chapter 1 explained how heterogeneous MPSoCs for high-end applications will continue
to have hardware acceleration in order to meet tight energy constraints. For such plat-
forms, the software compilation approach of the previous chapter would not leverage all
the computing power. As a consequence, the performance of an automatically generated
implementation would lag orders of magnitude behind an optimum manual design. This
chapter presents an extension to the parallel flow that accounts for such optimized plat-
forms. The extensions target applications from the SDR domain, thereby solving the SDR
problem from Definition 2.57.
This chapter is organized as follows. Section 7.1 provides an overview of the pro-
gramming flow. The main extensions to the parallel flow are described in Sections 7.2–7.4,
followed by a case study in Section 7.5. Section 7.6 discusses the deficits of the flow and
Section 7.7 ends the chapter with a summary.
7.1 Tool Flow Overview
An overview of the SDR flow is shown in Figure 7.1. This flow is an implementation of
the Nucleus development concept introduced in Section 2.6.1. Recall that the main goal
is to improve productivity by means of abstraction and retain performance by exposing
hardware acceleration and specialized routines in form of a flavor library. Abstraction
is provided by the CPN language and a mechanism that allows to mark processes as
being taken from a nucleus library. The SDR flow is divided into three phases. (1) The
construction phase, in Figure 7.1a, builds the SDR application model. (2) Matching nucleus
mappings are generated in the second phase in Figure 7.1b. (3) The last phase in Figure 7.1c
computes valid runtime configurations and generates code for them. An overview of these
phases is given in Section 7.1.1, followed by a description of the nucleus and flavor librares
in Section 7.1.2.
7.1.1 Tool Flow Components
7.1.1.1 Model Construction Phase
The SDR model construction phase is similar to that of the parallel flow. It uses the XML
option of cpn-cc to construct the application graph. The names of the process templates
are used to identify processes that represent instances of nuclei from the library. With this
information, it is possible to build the SDR application model (see Definition 2.52). The
model is then annotated with constraints, as discussed in Section 6.3.1.2. This phase also
includes a so-called flavor trace generator, which creates traces from a flavor specification
for the mapping and scheduling phase.
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Figure 7.1: SDR tool flow. a) Model construction phase. b) Nucleus matching phase.
c) Mapping, scheduling and code generation.
7.1.1.2 Nucleus Matching Phase
This phase analyzes all possible nucleus mappings, NCA = (µn, µ f ) from Definition 2.53,
i.e., all the possible ways to implement the functionality described in CPN with the flavors
available in the target MPSoC. It then removes non matching mappings in the sense of
Definition 2.55 and mappings that violate non-timing constraints. As shown in Figure 7.1b,
this phase produces a set of SDR implementation models (see Definition 2.56) which are
further analyzed in the subsequent phase. Additionally, this phase produces configuration
files that are used by the code generator to produce setup code for the target platform.
7.1.1.3 Mapping, Scheduling and Code Generation
This phase uses the parallel flow from Chapter 6 to compute valid runtime configura-
tions for every matched configuration. If no valid configuration is found, the option is
discarded. For all valid configurations, the flow produces binary executables as shown in
Figure 7.1c. The final implementation can be selected based on simulation.
7.1.2 Input and Output Modeling
The flow in Figure 7.1 has the same inputs as the parallel flow (see Section 6.1.3). In addi-
tion, the flow includes a platform-independent nucleus library and a platform-dependent
flavor library. The formats of these inputs are described in the following.
7.1.2.1 Nucleus Library
This library contains a collection of nuclei, which represent algorithmic blocks that can
be composed to implement wireless communication standards. How these nuclei are
discovered and characterized is an ongoing research effort (see [131] as an example).
Recall the representation of a nucleus from Definition 2.50, NA = (PN
A
,VN
A
,KN
A
,
INN
A
,OUTN
A
). The functional description (PN
A
) of the nucleus is specified using the
CPN language. This functional specification is intended for functional verification, e.g.,
using the Pthreads backend of cpn-cc. It is also used for the target platform, if the tool
cannot find a matching flavor. The variables (VN
A
) as well as the input and output ports
(INN
A
,OUTN
A
) are described in the nucleus library. The constraints (KN
A
) are defined by
the programmer, restricting the domains of the nucleus variables.
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1 <Nucleus name="FFT">
2 <parameter name="bitwidth"><domain><int min="8" max="128"></int></domain></parameter>
3 <parameter name="points"><domain><int min="1"></int></domain></parameter>
4 <property name="latency"><domain><float></float></domain></property>
5 <!-- ... other parameters and properties -->
6 <input name="fft_in"/> <output name="fft_out"/>
7 </Nucleus>
Listing 7.1: Example of a nucleus description.
An example of a nucleus description for the FFT algorithm is given in Listing 7.1. This
algorithm has a single input and a single output, fft_in and fft_out in Line 6. In the
description, variables are defined as either parameters (in Lines 2–3) or properties (in Line
4). Parameters are variables that receive a single value, specified by the user according
to the specific wireless application. Properties, in turn, are functions of the parameters.
In both cases, the file describes the domains of the variables. As an example, consider
the parameter variable bitwidth in Line 2 defined over a domain {8, 9, . . . , 128} ∈ N.
When instantiating this nucleus in a receiver specification, the user can fix the bitwidth
variable to a fixed number or further restrict the domain, e.g., to a value in {8, 16}.
7.1.2.2 Flavor Library
This library is a collection of optimized kernels supported in the target platform. If the
kernel is an optimized assembly routine, its description specifies how to call the routine
and how to parametrize it. If the kernel is implemented in hardware, its description
specifies how to trigger the hardware block, how to send and receive data from it and
how to do synchronization. An example of a flavor characterization for the platform
P2012 [229] is presented in [131].
Recall Definition 2.51, F = (N ,VF,KF, INF,OUTF, CMF,PE F). The fields of a flavor
are better understood from the example in Listing 7.2. The flavor first specifies the nucleus
it implements (N). In the example, flavor fft_HW is an implementation of the nucleus FFT
from Listing 7.1 (see Line 1). This implementation contains the same variables (VF) as the
nucleus (in Lines 2–4). The variables and constraints of a matching flavor are a refinement
of the nucleus variables. For example, the number of points of the flavor is restricted to
{32, 64, 128, 256}, so that it cannot implement a 2048-point FFT nucleus.
The example in Listing 7.2 also shows the usage of flavor properties. The latency
property of this flavor is defined as a function of the points parameter (see Line 4). The
flavor inputs and outputs (INF,OUTF) match the algorithmic ports of the nucleus. In
the case of a flavor, the ports have hardware-related annotations, as shown in Lines 5–
14. It defines the exact data type in Line 6 and the hardware interfaces in Lines 7–14.
This information is used during the matching process and in the code generation phase.
Finally, the set of resources that contains this flavor (PE F) is specified in Lines 16–17.
7.2 Tracing for Software Defined Radio
7.2.1 Flavor Trace Generation
In order to use the parallel flow presented in the previous chapter, the behavior of the
application has to be characterized by means of execution traces. An SDR application has
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1 <Flavor name="fft_HW" Nucleus="FFT">
2 <parameter name="bitwidth"><value>32.0</value></parameter>
3 <parameter name="points"><values List="32 64 128 256" /></parameter>
4 <property name="latency"><function>16*points+100</function></property>
5 <input name="fft_in"><port>input</port>
6 <DataType representation="fixed_point" format="Q31" DataWidth="32" />
7 <Interface type="buffer_flag_1of2">
8 <val name="size" val="8" /><val name="stride" /> <val name="cnt" val="64" />
9 <val name="fsize" val="4" /></Interface>
10 <Interface type="buffer_flag_2of2">
11 <addr name="addr" pool="in" min="0x04100000" max="0x041F0000" gran="8"
12 size="8" stride="fft_in__stride" cnt="64"/>
13 <addr name="faddr" pool="in" min="0x04100000" max="0x041F0000" gran="4"
14 size="4" cnt="1"/></Interface></input>
15 <output name="fft_out"><port>output</port><DataType><!-- ... --> </DataType>
16 <Resource>
17 <PEs List="HACC_FFT0 HACC_FFT1"><Type>FFT_IP_v2.0</Type></PEs></Resource>
18 <!-- Other parameters and properties -->
19 <memory name="instance" pool="instance_fft" min="0" max="1" gran="1" size="1" stride="1" cnt="1"/>
20 </Flavor>
Listing 7.2: Example of a flavor description.
two types of nodes, PA and N A. For non-nuclei algorithmic blocks, i.e., elements in PA,
the KPN tracing flow described in Section 6.2 is used. For nuclei blocks, i.e., elements
in N A, the functional code can be traced with the same approach. Note however, that
the timing estimation provided for these blocks is only relevant if no matching flavor is
found by the tool. In the case a flavor is selected, artificial traces must be generated. These
traces are created on-demand, depending on the specific flavors selected during nucleus
matching. The role of the trace generator in Figure 7.1a is to create such artificial traces.
Flavor trace generation is trivial for regular nuclei, i.e., nuclei with an SDF-like behav-
ior. Since the behavior of the algorithmic block is fully specified by the input and output
rates, no instrumentation is required. The trace generator creates a sequence of firings,
separated by the time provided by the latency property. Irregular flavors, in turn, fea-
ture data-dependent behavior, so that instrumentation is needed to capture sequences of
events. The timing estimation is however taken from the flavor library.
As an example, consider the SDR application in Figure 7.2a, which represents a sim-
plified iterative receiver. In the example, the source and sink processes model input and
output data interfaces. Apart from those processes, the application includes an FFT trans-
formation (fft1 and fft2 in the figure), a MIMO demapper (demap), a channel decoder (de-
cod) and a control process (ctrl). The latter is a typical example of a non-nucleus. It takes
data-dependent decisions to steer the execution of other processes. In this example, the
controller decides how many iterations the demapper and the decoder should perform,
before outputting a decoded sample to the sink. Usually, this kind of behavior does not
represent a computationally intensive task and is therefore not a nucleus.
The FFT block in Figure 7.2a is a good example of a regular nucleus. The trace of
every flavor would have the form shown in Figure 7.2b. Traces from two distinct flavors
of the same nucleus would differ in the computation latencies (∆t in Figure 7.2b) and in
the communication delays. The latter is influenced by the data representation, the type of
the interface and other properties of the flavor model.
The demapper block in Figure 7.2a is a good example of an irregular nucleus. As
shown in Figure 7.2c, its trace features data-dependent behavior. The demapper first
reads from the controller how many iterations to perform (n in the figure). Then, it reads
7.2. Tracing for Software Defined Radio 131
c)b)
t
... readsrc
write
demap
...
a)
src
fft1
fft2
ctrl
demap decod snk
Nuclei Non-nuclei
read
src
write
demap
fft1
t
...read
ctrl
...
read
ffts
demap
write
decod
read
decod
write
decod
read
decod
read
ctrl
read
ffts
...
iter.
finished
n iters. iter.
write
decod
all iterations
2nd iter.
Figure 7.2: Example of flavor traces. a) Sample SDR application. b) Trace for a regular
FFT flavor. c) Trace for an irregular demapping flavor.
the inputs from both FFT blocks and starts computing. Only after n iterations with the
decoder, the demapper reads again the input from the controller.
7.2.2 Sequential Performance Estimation Revisited
So far in this thesis, the source code of an application or a process has been used to
provide a performance estimate. For flavors, an annotation-based approach is followed
instead. The annotations are not directly added to the application specification, but are
computed from the latency equations contained in the flavor description. These equations
can be extracted from vendor specifications of hardware blocks and optimized software
routines, e.g., FFT implementations on TI DSPs in [173] and on Xilinx FPGAs in [281].
The latency property of a flavor can be an arbitrary complex equation. Internally, the
flavor trace generator uses the GiNaC library [18] to evaluate these functions. Consider
an SDR implementation SIA resulting from a nucleus matching NCA = (µn, µ f ), where
µn : N A → FSOC determines the flavors to be used, and µ f fixes the values of all the
parameters of all the flavors. The mapping and scheduling phase uses this information to
retrieve time-annotated traces for the flavors in I(µn) from the flavor trace generator, as
suggested by the bi-directional arrow in Figure 7.1.
For regular nuclei, the time annotation process is straightforward. As an example,
suppose that the nucleus matching fixed the points of the FFT to be 64 from the options in
Line 3 of Listing 7.2. As a consequence, the latency of the flavor evaluates to 1124 cycles1
(see Line 4 of Listing 7.2). This latency value is then used to describe the time between an
input and an output of the FFT block, illustrated as ∆t in Figure 7.2b. The time elapsed
between a write and a read is considered negligible.
It is more complex to annotate time to the traces of irregular nuclei. Consider the
demapper example in Figure 7.2c. As the trace shows, there are two relevant processing
times. The first one refers to the latency between a read from and a write to the decoder
(∆t1 in the figure). The second one is the time between consecutive reads from the con-
troller (∆t2 in the figure). In reality, these values may vary depending on the situation. For
example, in a noisy environment the demapper may need more time to compute, so that
∆t1 increases. At the same time, more iterations between the demapper and the decoder
may be needed, so that ∆t2 increases as well. Additionally, ∆t1 may vary from iteration
to iteration. As can be seen in this example, such a timing characterization cannot be
achieved with a single equation. Additionally, it is not possible to generalize to situations
with more relevant processing times ∆t1, . . . , ∆tn.
1 Recall from Section 2.3.1.3 that time is measured in terms of cycles of the main clock
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For the reasons above, a pragmatic approach is followed in the SDR flow to annotate
timing to irregular traces. Irregular nuclei are forced to include a time checkpoint event in
their functional specification. A single equation is used in the flavor description to define
the latency between time checkpoints. The flavor trace generator then evenly distributes
this latency among the read and write events that happen between the time checkpoints.
In the example in Figure 7.2c, if the time checkpoint is defined exactly before reading
the controller’s output, the latency equation would provide an average value for ∆t2. An
example of this process is shown in Figure 7.3. The original trace from Figure 7.2c is
shown in Figure 7.3a. The resulting synthetic trace produced by the flavor trace generator
would be similar to the trace shown in Figure 7.3b. This approach changes completely
the detailed synchronization between segments of the application. At a coarser level, the
effects may be less noticeable.
7.3 Configuration Matching
Until now, this chapter described the flavor and nucleus libraries as well as the trace
generation process that allows to reuse the trace-based mapping and scheduling phase of
the parallel flow. After the construction phase in Figure 7.1a, an SDR application model is
available which contains a combination of normal processes and nuclei from the nucleus
library. This section describes how nuclei are replaced by flavors in Section 7.3.1 and how
an implementable specification is finally created in Section 7.3.2.
7.3.1 From Nucleus to Flavors
Given an SDR application graph KPNA = (PA ∪ N A, CA, varsize) and a target flavor li-
brary FSOC, there are many potential implementations, i.e., many possible nucleus map-
pings NCA = (µn, µ f ) in the sense of Definition 2.53. Let F
N denote the set of all possible
flavors that can be used to implement a given nucleus N ∈ N A that match the parameter
values specified by the user, i.e.,
FN = {F ∈ FSOC, (F = (N ,VF,KF, . . . ) ∧ ∀v ∈ VF, DFv ⊆ D
N
v′ )} (7.1)
with v′ the variable in the nucleus specification that corresponds to v in the flavor. As an
example, consider two instantiations of the nucleus from Listing 7.1, one for a 32-point
FFT and another for a 1024-point FFT. The flavor in Listing 7.2 would only be contained in
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the set for the 32-bit-FFT nucleus. The amount of potential implementations grows rapidly
with the problem size. The total number of options can be computed as:
nSI =
∏
N∈N A
(|FN |+ 1) (7.2)
To avoid this exponential complexity, simple tests are performed that allow to prune
several options without having to check all of them explicitly. In the following, simple
tests are described with a more detailed discussion of interface tests in Section 7.3.2.
Given a partial nucleus mapping NCA = (µn : N A → FSOC, µ f ), if one of the follow-
ing tests fails, all possible mappings that can be derived from it need not be evaluated.
• Multi-tasking: The number of flavors sharing a processing element cannot exceed
the maximum allowed by the underlying resource.
• Redundancy: In platforms with several instances of the same processing element,
options may be equivalent even if using a different flavor selection. The redundancy
test prunes such equivalent nucleus mappings.
• Local tests: These tests check all local constraints that apply to a single block, e.g.,
user-defined logical bounds or fixed mappings (see Section 6.1.3.2).
7.3.2 Interface Matching
As mentioned in Section 2.6.2, flavors that are connected in the application specification
must be able to communicate in the target platform. Given a nucleus mapping, this test
checks that all interconnected flavors have a matching interface. After a successful match-
ing, the parameters of the interfaces are configured. This configuration is passed to the
code generator (see Flavor cfgs. in Figure 7.1).
To enable communication between hardware blocks, the interfaces have to use the
same data representation and use the same method to exchange data. For example, two
flavors could exchange data using a buffer in shared memory together with a synchro-
nization flag. A flavor could also write its output data directly to the register interface of
another one. Actually enabling communication requires that both flavor interfaces use a
matching configuration. For a shared memory buffer, both interfaces have to use the same
addresses and the same data item size, access stride and item count.
The flavor library contains a detailed interface description for each flavor port, as
shown in Lines 7–14 of Listing 7.2. The major part of this description is a specific type
that defines the type of the interface being used, for example a shared buffer or a register
interface. If the type of two connected flavors do not match, the option is not feasible
and is discarded. Depending on the type of the interface, several configuration values are
determined by matching the allowed ranges for each value described in the flavor library.
Special care is taken for memory addresses in order to avoid overlapping buffers.
Table 7.1 shows a simplified example of the matching process. The output of the FFT
block expects both the buffer and the flag within the address range 0x10000-0x3FFF0 and
will write 64 to 256 values of size 4 bytes with any stride. The input port of the demapper
needs the buffer and flag in the range 0x00000-0x1FFF0 and is fixed to 64 values of size 4
bytes with a stride of 8 bytes. The results of the matching process are shown in the last
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Table 7.1: Configuration matching for buffer/flag interfaces.
fft1.out demap.in matched
type buffer/flag buffer/flag buffer/flag
address 0x10000-0x3FFF0 0x00000-0x1FFF0 0x10000
size 4 4 4
cnt 64-256 64 64
stride * 8 8
flag-addr 0x10000-0x3FFF0 0x00000-0x1FFF0 0x10200
column of Table 7.1. These values fulfill the constraints of both ports and prevent that the
buffer addresses and the synchronization flag overlap.
The matching process illustrated above is performed systematically on every two-
flavor interface connected via a KPN channel. Recall the sets of variables V
Fi
c and V
Fj
c which
contain all the interface variables of the flavors Fi and Fj associated with the connection
c ∈ CA (see Definition 2.54). The matching process selects a value that is common to the
domain of both variables, i.e., µ f (v) = µ f (v
′) = x ∈ (DFiv ∩ D
Fj
v′ ). If D
Fi
v ∩ D
Fj
v′ = ∅, the
option is discarded. If the variables refer to memory locations or other shared resources
in the platform, the locations are marked so that they are not used more than once.
7.4 Mapping and Code Generation
The previous section described how to find a set of matching nucleus mappings SNC =
{NCA1 , . . . , NC
A
n }, corresponding to a set of SDR implementations SSI = {SI
A
1 , . . . ,SI
A
n }.
Note that due to the simple checks and the interface matching process, the amount of
options left can be much smaller than the maximum amount of options in Equation 7.2,
i.e., n≪ nSI . In this section, the number of valid options is further reduced, by analyzing
the timing behavior in Section 7.4.1. Section 7.4.2 presents the extensions to the code
generator for SDR applications.
7.4.1 Testing Timing Constraints
From the point of view of the parallel flow, each implementation option is a KPN appli-
cation in its own, SIA = KPNA = (PA, CA, varsize) from Definition 2.56. The test for
timing constraints is therefore carried out by using the mapping and scheduling phase of
the parallel flow, see Figure 6.1c.
The pseudocode of the whole matching and mapping process is shown in Algo-
rithm 7.1. It receives the model of the SDR application, the flavor library and the ar-
chitecture model. The function GetMatchs processes all possible options and performs
the checks described in Section 7.3. The code in Lines 3–5 initializes the output set Sout
and retrieves the traces for the non-nuclei blocks. The loop in Lines 6–14 tests the timing
constraints for every matching implementation. Inside this loop, the function GetKPN
replaces nuclei blocks with the respective flavor models, according to the configuration
NC. The function FlavorTracer represents the flavor tracing component described in
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Algorithm 7.1 Option pruning algorithm for SDR.
1: procedure SDRPruning(A = (MA = (PAEA,KPNA),VA,KA),FSOC, SOC)
→ A ∈ Asdr ⇒ KPNA = (PA ∪N A, CA, varsize)
2: SNC ← GetMatchs(KPN
A, {(N ∈ N A,FN )}) → tests from Section 7.3, FN from Equation 7.1
3: T Aproc ← ∅, Sout ← ∅ → initialization
4: for P ∈ PA do T Aproc ← T
A
proc ∪ T
P → normal KPN tracing from Section 6.2.1
5: end for
6: for NC = (µn, µ f ) ∈ SNC do
7: SI ← GetKPN(KPNA, NC)
8: T Aflav ← FlavorTracer(I(µn), µ f ) → from Section 7.2
9: T A ← T Aproc ∪ T
A
flav
10: KAsdr ← K
A ∪GetSDRConstraints(NC)
11: ( fc, RC
A)← IterativeMapping(((PAEA,SI),VA,KAsdr), T
A, SOC) → from Algorithm 6.3
12: if fc = True then Sout ← Sout ∪ (NC, RC
A)
13: end if
14: end for
15: return Sout
16: end procedure
Section 7.2. Once the flavor traces are generated, the trace set of the new application is
created by merging the traces obtained with the instrumentation phase (T Aproc) and the
flavor traces (T Aflav), as shown in Line 9. Before actually running the mapping algorithm
of the parallel flow in Line 11, the function GetSDRConstraints extends the application
constraints. This is needed in order not to violate assignments made by the matching
phase. Two types of additional constraints result from a nucleus mapping, i.e., fixed map-
ping and logical channel bounds (see Section 6.1.3.2). A fixed mapping is induced by the
nucleus-to-flavor mapping. For example, if the FFT nucleus is mapped to a hardware
accelerator, the mapping phase of the parallel flow must not override this decision. Logi-
cal channel bounds are added due to flavor interface restrictions. For example, a register
based communication interface is modeled as a single token logical channel. If the iterative
mapping algorithm succeeds, the implementation option is kept together with its runtime
configuration, as shown in Line 12. Otherwise, the implementation option is discarded.
7.4.2 Code Generator Extensions
After the mapping and scheduling phase, a set of valid implementations is provided to
the user (Sout in Algorithm 7.1). The user can then select a single implementation based
on the results from the TRM and further evaluate it on the target platform.
The code generation process for a single implementation option is illustrated in Fig-
ure 7.4. Apart from the CPN code and the schedule descriptor used in the parallel flow,
the SDR code generator receives the nucleus mapping and the flavor configuration files.
The nucleus mapping (NCA) specifies which processes are to be compiled using a tradi-
tional compilation approach. The C code for blocks that were replaced by flavors is not
compiled with cpn-cc. The flavor configuration file contains the values selected during
the matching process. These values are required to configure hardware accelerators or
optimized software routines.
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Figure 7.4: Code generation flow SDR applications.
Code generation for flavors is different for hardware and for software flavors. For
hardware flavors, the code generator inserts C code into the main function of the host
processor. This code initializes the hardware block and configures it according to the
matching configuration (µ f ). Apart from the configuration, the code generator also inserts
code that controls the execution of the block. The generated C file is then compiled with
the target tool-chains. This process is illustrated in the middle of Figure 7.4. The flavor
library contains code templates for every hardware flavor which are used by the code
generator to produce the control and configuration code.
Software flavors do not require control code generation. For these flavors, template
code is also stored in the flavor library. It contains placeholders that are replaced by the
code generator according to the matching configuration. An example of this process is
shown on the right-hand side of Figure 7.4. In the example, the assembly template code
for a flavor is shown which contains placeholders for the BASE address and the STRIDE
used to access the data. The code generator simply replaces these placeholders with the
actual values computed by the tool (0x8 and 0x1000 in the example). For a configurable
software flavor specified in C, the code generator would use the target tool-chain compiler,
as suggested by the dashed line in the figure.
The backend presented in this section can be used to produce an executable for every
implementation option. In this way, the programmer can verify more than one option on a
virtual platform or on the real target. This is sometimes required, since the accuracy of the
TRM module of the parallel flow may not be enough for very time-critical applications.
However, note that executing several options on a cycle- or instruction-accurate virtual
platform may be a time consuming task. For this reason, the SDR flow also includes a
backend that generates a high-level SystemC simulation model that uses Synopsys MCO
technology [7]. Unlike the TRM, the MCO simulator includes detailed models for the
communication and the memory architecture. For this reason, although slower than the
TRM, the MCO simulator can provide more accurate results. Besides, the MCO model
allows to verify not only the timing but also the functional behavior. Processing elements
in an MCO simulator are modeled as Virtual Processing Units (VPU) [136]. These units
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Figure 7.5: MIMO OFDM transceiver diagram. a) Transmitter. b) Receiver.
natively execute code on the host and use timing annotations to emulate time, e.g., using
the SystemC wait function. The code for the VPUs is retrieved from the CPN specification
and the timing annotations are taken from those produced by the flavor trace generator.
7.5 Case Study
Section 3.4 introduced cross-platform portability and efficiency as the two key drivers for
SDR CBSE methodologies (see also Table 3.4). This section presents a case study in which
these two properties are assessed. Efficiency is analyzed by comparing the performance
of automatically generated SDR implementations against manual designs. Portability is
analyzed by using the same application specification for two heterogeneous MPSoCs. The
case study also provides a quantitative analysis of the performance difference of solu-
tions using (1) a traditional compilation approach, (2) optimized software routines and (3)
hardware acceleration.
Section 7.5.1 provides details about the SDR application used in this case study. The
target platforms and the flavor libraries are introduced in Section 7.5.2. Finally, Sec-
tions 7.5.3–7.5.4 discuss the experimental results.
7.5.1 Target Application: MIMO OFDM Transceiver
To test the SDR flow, the MIMO OFDM transceiver introduced in Section 2.1 is used. A de-
tailed algorithmic structure of the generic non-iterative transceiver is shown in Figure 7.5.
It is composed of two subsystems: the transmitter in Figure 7.5a and the receiver in Fig-
ure 7.5b. Both subsystems are usually found in end-user devices for the down-link and the
up-link. For simulation purposes, the two subsystems are interconnected with a model of
an additive white Gaussian noise channel.
The transmitter (TX) chain of the system includes a traffic generator (src in the figure)
that simulates incoming data from the upper network layers. The bitstream is coded with
a convolutional code of rate 1/2, interleaved to prevent burst errors and later mapped
into a QPSK (Quadrature Phase Shift Keying) constellation. Four streams, one for each
antenna, are then converted by means of an Inverse Fast Fourier Transform (ifft), and are
thereafter transmitted. On the receiver (RX) side, the streams are converted back by the
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fft blocks. The channel estimation provides an estimate of the channel matrix to a simple
zero forcing soft-output MIMO demapper. This, in turn, computes likelihood values for
the Viterbi decoder, which provides the decoded bits to the sink block. The sink block
represents data consumption by the MAC layer. The OFDM transmission scheme uses
64 sub-carriers, with 48 containing actual payload and the remaining used for channel
estimation. The (i)fft blocks compute a 64 point (Inverse) Fast Fourier Transform.
The CPN description of the transceiver comes from an in-house C/C++ code base.
This code was mainly intended for simulation and algorithmic research and has therefore
no target-dependent code. The case study in this section analyzes the receiver (RX-alone),
the transmitter (TX-alone) and the whole transceiver (TX-RX).
7.5.2 Target Platforms and Flavor Libraries
Two target platforms were created for this case study, a software-dominated platform (SDP)
and a hardware-dominated platform (HDP), shown in Figure 7.6. Platform SDP, in Figure 7.6a,
is a shared memory MPSoC that contains one ARM926EJ-S and three LTVLIW processors
interconnected by an AMBA bus. Platform HDP, in Figure 7.6b, is an MPSoC with hard-
ware accelerators for most of the operations required by the MIMO OFDM transceiver. It
contains an ARM926EJ-S, an LTVLIW, two accelerators for 64-point FFTs, one for demap-
ping and one for Viterbi decoding. The components in platform HDP are interconnected
by a multi-layer AMBA bus.
The source module in both platforms (src) is used to model data sources. For the RX
path, it provides 4 input streams at a configurable rate, emulating incoming data from
the Analog-to-Digital Converters (ADCs). For the TX path, it models data coming from
another processor in the system in charge of running higher layers of the protocol stack.
Similarly, the sink block (snk) models data consumption from other layers for the RX path
and models consumption by the RF frontend for the TX path.
Several flavors were created for the algorithmic blocks introduced in Section 7.5.1.
Table 7.2 shows the cycle count for the flavors on the processing elements (ARM and
LTVLIW) and on the hardware accelerators. A cell with the entry “–” expresses that the
given Nucleus has no such flavor.
The C implementations of the nuclei were derived directly from the CPN description
(by removing simulation-relevant code). This general-purpose C code was compiled for
the ARM and the LTVLIW processors (columns labeled ARM and LTVLIW in Table 7.2).
The cycle counts are equivalent to the numbers expected from CBSE SDR approaches
based on traditional compilation flows. The LTVLIW-Opt column, instead, contains per-
formance data of optimized assembly routines for the LTVLIW. An expert low-level pro-
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grammer provided the implementations for the encoder, the interleaver, the mapper and
the de-interleaver. For the rest of the blocks, reference numbers were selected from similar
solutions. Finally, the cycle counts under the HW column in Table 7.2 are taken from data
sheets of off-the-shelf commercially available IP cores [282], external references and in-
house designs. The numbers in Table 7.2 reflect typical implementations. However, note
that the accuracy does not affect the tool evaluation performed in this case study.
For the case study, three flavor libraries were created with the implementations de-
scribed in Table 7.2. The first library (FL1) contains the un-optimized software flavors. The
second library (FL2) extends FL1 by including the flavors corresponding to the optimized
software routines of the LTVLIW. Finally, the third library (FL3) includes the hardware
flavors. The MPSoC model of platform SDP can be extended with the first two flavor
libraries (FL1 and FL2), while platform HDP can be extended with any of the libraries.
7.5.3 Results of the SDR Flow
The three waveforms (RX-alone, TX-alone, and TX-RX) were analyzed by the SDR flow
for each flavor library (FL1, FL2, FL3). For each test case, a latency and a throughput
constraint were provided to the tool. The constraints were set to match the performance
of the best implementation for each case. These reference values were provided by an
experienced designer using a manual spreadsheet design approach. The results of the nine
different combinations are summarized in Table 7.3. The values for the first two flavor
libraries (FL1 and FL2) were obtained in platform SDP, while platform HDP was used
for the third library (FL3). The reference latency and throughput values are shown in
the second and fourth columns of Table 7.3 (expected latency and expected throughput). The
results obtained by the SDR flow are contained in the third and the fifth columns.
In Table 7.3, the application throughput θ in bits per second (bps) is computed as
θ =
nant · nsc · s · c
P
where nant is the number of antennas (nant = 4), nsc is the number of sub-carriers with
payload (nsc = 48), s is the number of bits per symbol (s = 2), c is the code rate (c = 1/2)
and P is the average time between consecutive executions of the sink block, i.e., the average
Table 7.2: Overview of latency values (in cycles) for all flavors used in the case study.
ARM LTVLIW LTVLIW-Opt HW
Encoder 30306 4635 2074 –
Interleaver 28727 35574 523 –
Mapper 31262 9464 1047 –
fft/ifft 5067749 802580 45000a 1124 c
Ch. Estimator 808562 - 75000 b –
Demapper 1350190 446730 25048 b 6816 d
De-interleaver 28727 35574 4121 –
Decoder 3749339 1245598 70020 a 1545 c
a Values estimated from available libraries for commercial VLIW processors.
b Values scaled from an available implementation on a vector processor to match the ILP available in the LTVLIW.
c Values extracted from off-the-shelf commercially available IP cores. The cycle counts include input and output delay.
d Value, for both channel estimation and demapping, scaled from [96]
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Figure 7.7: Gantt charts obtained with the MCO simulator (100 MHz clock). a) Two
iterations of RX-alone using FL1. b) One iteration of TX-RX using FL3.
rate with which the Viterbi decoder produces data. The period P is provided by the TRM
of the parallel flow. As the table shows, the results of the SDR flow are close to the values
obtained manually. In fact, the average throughput deviation is only of +1.0% (the average
latency deviation, not shown in the table, is +1.5%). This negligible deviation shows
that the implementation chosen by the mapper matches the one selected manually. The
observed deviations are due to small variations in the communication estimation within
the SDR flow. In the case of the TX-RX application, the latencies of both TX and RX chains
are reported in Table 7.3. Naturally, these latencies are higher than the latencies obtained
when each chain was processed separately. For example, the latency of the RX chain in the
TX-RX case with FL3 was of 15861. In the RX-alone case, the latency was of 14888 cycles.
The latency of the TX chain in the FL3 case increased from 5892 to 10013 cycles. This
increase is a consequence of the throughput constraint, which forces a higher resource
utilization that leads to overlapping iterations, i.e., a pipelined execution. The last column
in Table 7.3 contains the time it took to run the SDR flow for every test case on an AMD
Phenom host processor running at 3.2 GHz with 8 GB of RAM. The average runtime was
slightly above 30 s, which is comparable to tolerable traditional compilation times.
Table 7.3: SDR flow: Results summary.
Flavor
library
Expected
latency
(cycles)
Obtained
latency
(cycles)
Expected
throughput
(bps)
Obtained
throughput
(bps)
Throughput
deviation
(%)
Runtime (s)
FL1 4134777 4141790 7955 7953 0.015 22.7
RX-alone FL2 264189 264716 116366 116222 0.13 33.1
FL3 14730 14888 2816901 2782608 1.21 8.8
FL1 1647986 1654870 11961 11601 3.0 5.8
TX-alone FL2 93644 93867 213333 210757 1.2 4.5
FL3 5892 6037 5268935 5217391 0.98 29.5
FL1
TX: 3210320
RX: 4134777
TX: 3210900
RX: 4135010
5980 5962 0.30 98.2
TX-RX FL2
TX: 180000
RX: 288795
TX: 180200
RX: 290133
94843 93439 1.47 33.7
FL3
TX: 10013
RX: 14730
TX: 10500
RX: 15861
2472634 2461538 0.45 75.6
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For every case, the matching phase analyzed between hundreds and thousands of
options and exported one to ten options depending on the case. As an example, for
the RX-alone waveform the process started with 638 options when using FL1. The options
were reduced to 328 after the matching check from Section 7.3, then to 33 after local latency
checks and finally 6 met the throughput constraints and were returned by Algorithm 7.1.
For the TX-RX waveform on platform HDP, the SDR flow reduced 4096 options to 12.
The best schedules computed by the SDR flow for the two test cases were exported
and verified using the MCO simulator. A simplified version of the Gantt charts obtained
from the simulation are shown in Figure 7.7. The figure shows how the latency and the
period were measured. The values were compared against the TRM estimation with no
considerable variation. From the figure, one can see how tight throughput constraints
cause the processing of different iterations to overlap. This contributes to the increase in
the latency of the RX and TX chains for the TX-RX case (Figure 7.7b).
The best rates obtained for the different test cases are plotted in Figure 7.8. The figure
shows how the SDR flow produced efficient implementations of the waveforms, according
to the available flavors. With the same input specification, the flow produced imple-
mentations with performance differences of a couple of orders of magnitude. Optimized
software routines reported an average speedup of 16x compared to un-optimized ones.
Hardware accelerated flavors obtained an average speedup of 25x compared to optimized
routines. The performances obtained for the FL1 case would be close to the performances
expected by a traditional compilation flow for both platforms (SDP and HDP).
7.5.4 Execution on the Virtual Platform
For each case, the best option graph found by the SDR flow was used to generate code
for the virtual platform. The overall process, including compilation of initialization and
control code for hardware flavors, configuration of the software flavors and linking the
parts to firmware images for the ARM and LTVLIW processors took 2.95 s for the RX-
alone case, 3.14 s for the TX-alone case, and 3.67 s for the TX-RX case. Note that the
TX-alone compilation was longer, due to the higher number of software flavors, resulting
in more code to be compiled, assembled and linked.
The actual simulation was performed for 10 consecutive frames, using recorded data
from functional simulation in the source blocks. The data received by the sink blocks was
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Table 7.4: Comparison of latency and rates from simulation and estimation.
Simulation
(bps)
Rate SDR flow
(bps)
Error (%)
Simulation
(cycles)
Latency SDR flow
(cycles)
Error (%)
RX-alone 2678571 2782609 -3.88 17721 14888 16
TX-alone 4411764 5217391 -18.26 6574 6037 8.2
TX-RX 2419354 2461538 -1.74
TX: 7168
RX: 16918
TX: 10500
RX: 15861
TX: -46.5
RX: 6.2
recorded to trace files and compared to reference data obtained from functional simulation
without detecting any difference. The simulations took 6.12 s for TX-alone, 5.65 s for RX-
alone and 6.23 s for TX-RX.
To validate the schedules produced by the TRM and the MCO simulator, the SystemC
Explorer tool of Synopsys PA was used, producing the traces shown in Figure 7.9. The
bars in the figure represent memory accesses produced by each processing element. The
same color scheme of Figure 7.7b was added to the traces to make it easier to compare
the actual simulation results with the predicted ones. The two cursors visible in the figure
were used to measure the start and the end of the frames and thus to determine the latency
and the throughput. The placement of the cursors in the figure shows the latency of the
RX path plus the duration of the corresponding source and sink (roughly 204 µs).
Table 7.4 shows the rates and latencies that were obtained on the virtual platform and
compares the values measured from the simulation with the estimates calculated by the
SDR flow. Note that the latency of the RX path on the TX-RX application was of 16918
cycles, whereas the latency of the same path in the RX-alone application was of 17721
cycles. This unexpected timing behavior was caused by timing delays introduced by the
bus arbitration which affected the polling behavior on synchronization flags. These kinds
of effects are not modeled by the TRM, which explains the relatively high deviation of 16%
for the RX-alone case.
The average absolute error in the latency predicted by the SDR flow was of 19%, while
that of the throughput was of 7.9%. In almost all cases, the estimate was optimistic, i.e.,
positive latency errors and negative throughput errors. This is due to the abstract timing
model of the TRM which does not account for some of the effects in the virtual platform,
e.g., bus contention and the aforementioned polling overhead. The only exception was
observed in the TX chain of the TX-RX application, in which the prediction was 46% worse
than what was actually observed in the platform. The reason for this high deviation was
tracked down to a slight difference in the time sharing of the LTVLIW resource. The FIFO
policy of the TRM schedules the de-interleaver block after the encoder (see Figure 7.7b).
This adds 4121 cycles to the TX path, which explains the deviation. In the platform,
the polling mechanism gave preference to the interleaver, thereby keeping the TX latency
almost unaltered (see Figure 7.9).
7.6 Limitations and Outlook
The SDR flow is a proof of concept of a methodology for programming applications with
stringent constraints. For this methodology to be widely applicable, the following items
should be improved:
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Figure 7.9: Execution traces for TX-RX obtained from VP (compare to Figure 7.7b).
• Irregular nuclei: The current solution for the timing characterization of irregular
nuclei described in Section 7.2.2 has to be extended to improve the accuracy. An
option would be to add access pattern descriptions to hardware accelerators and
optimized routines, similar to the approach in [91].
• Algorithmic properties: In addition to timing properties, algorithm designers are
also interested in algorithmic performance measures, such as the Bit Error Rate (BER).
How to model these properties as functions of the flavor parameters and how to
perform a waveform-wide evaluation remain an open problem.
• Nuclei and flavor libraries: The case study presented in this thesis uses ad-hoc for-
mats for the tool flow libraries. The formats and the characterization of nuclei and
flavors should be driven by a standard that enables true portability of waveforms.
• Code generation: The code generation process for flavors must be generalized, based
on a more thorough analysis of hardware and software interfaces.
• Timing accuracy: The timing accuracy of the TRM proved to be enough for multime-
dia applications in Chapter 6. For the more demanding applications analyzed in this
chapter, the TRM estimate deviated up to 46%. For this reason, a cycle/instruction-
accurate simulator is still unavoidable in the SDR flow.
• Adapter code: The interface matching presented in Section 7.3.2 is very strict. This
could be relaxed by allowing some interfaces to be matched with adapter code. The
code would ensure that the communication is successfully implemented. This must
be done carefully in order not to spoil performance.
7.7 Synopsis
This chapter presented a tool flow to solve the SDR problem stated in Section 2.6. The
flow is an extension to the parallel flow of Chapter 6 that makes it possible to use opti-
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mized software routines and hardware accelerators. The SDR flow was showcased on a
case study that included a demanding communication algorithm and two heterogeneous
MPSoCs. The study showed that the approach leverages the computing power of the spe-
cialized platforms, which would otherwise be lost in a traditional compilation approach.
Additionally, the case study demonstrated that the SDR flow achieves the efficiency of
manually crafted implementations without sacrificing code portability.
Chapter 8
Multi-application Flow
Until now, this thesis presented three programming flows for applications of different na-
tures, namely sequential, parallel and SDR. However, as mentioned in Chapter 1, today’s
embedded systems are no longer designed to serve a single task. As a consequence, the
results of a single application flow may not hold true in a real system where other ap-
plications share the hardware resources. This chapter presents a tool flow that computes
different valid runtime configurations for each application, depending on the execution
scenario. The flow is therefore a solution to the multi-application problem stated in Defi-
nition 2.18.
This chapter is organized as follows. Section 8.1 provides an overview of the tool
flow, which uses the single application flows from Chapters 5–7. The core of the multi-
application flow is a scenario analysis phase, which is described in Section 8.2. Section 8.3
presents a case study that validates the approach. Thereafter, Section 8.4 list potential
improvements to the flow, followed by a summary of the chapter in Section 8.5.
8.1 Tool Flow Overview
An overview of the multi-application flow is shown in Figure 8.1. This flow is a detailed
version of the MAPS flow presented in Figure 1.7. It receives as inputs, a set of appli-
cations, an architecture file, a set of constraints and configuration options, as well as a
multi-application description. The latter describes how applications are expected to inter-
act at runtime (see Definitions 2.7–2.9). The main output of the flow is a set of jointly valid
use case runtime configurations in the sense of Definition 2.17. The multi-application flow
is divided into three phases. (1) The single application phase, in Figure 8.1a, produces
a parallel application model for all the applications. (2) The scenario analysis phase, in
Figure 8.1b, produces a valid runtime configuration for each of the use cases in the multi-
application description. (3) Finally, the backend phase, in Figure 8.1c stores the configura-
tions for later binary images. An overview of the these phases is presented in Section 8.1.1,
followed by a description of the new input and output models in Section 8.1.2.
8.1.1 Tool Flow Components
8.1.1.1 Single Application Phase
The single application phase in Figure 8.1a contains components from the three single
application flows described in Chapters 5–7. The purpose of this phase is to provide the
multi-application flow with a uniform representation of the different applications (A). This
representation is composed of a parallel application model and application constraints (see
Definition 2.6). The model is extended with execution traces for both processes and flavors,
as described in Section 6.2 and Section 7.2.
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Figure 8.1: Multi-applications tool flow. a) Single application phase. b) Scenario anal-
ysis phase. c) Backend phase.
Obtaining the parallel model for CPN applications is a straightforward process, as
described in Section 6.3.1. For sequential applications, the parallel model is obtained by
using the semi-automatic parallelization flow described in Chapter 5. In the case of SDR
applications, an SDR implementation is produced as described in Chapter 7.
8.1.1.2 Scenario Analysis Phase
The purpose of this phase is to analyze each use case and produce a set of jointly valid
runtime configurations for each of the applications in the use case. As shown in Fig-
ure 8.1b, the mapping and scheduling phase of the parallel flow is used to produce single-
application configurations. In this phase, a relaxed composability approach is used, as
discussed in Section 3.5. It is therefore not possible to provide hard guarantees about con-
straint compliance. To give the programmer an idea of the safety of a multi-application
configuration, the scenario analysis phase exports a feasibility score.
8.1.1.3 Backend Phase
Currently the target MPSoCs do not support switching configurations at runtime, nor
loading different versions of the application binary. Therefore, each use case is executed
in isolation. The backend phase of the multi-application flow reuses the backends of the
parallel and the SDR flows.
8.1.2 Input and Output Modeling
In addition to the input and output files discussed in the previous chapters, the multi-
application flow includes a multi-application input description and a runtime configura-
tion output database. The formats of these files are described in the following.
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Figure 8.2: Example of multi-application description.
8.1.2.1 Multi-application Description
The multi-application description provides information about all the possible use cases
that may appear at runtime. This file provides the information as a graph or as a list, as
introduced by Definition 2.7 and Definition 2.9. An example of a graph representation is
shown in Listing 8.1. Nodes in the graph represent applications, "JPEG MJPEG LP-AF"
in Line 2. Nodes are connected with edges that express that two applications may run
simultaneously (see Lines 3–4). Edges may have a weight annotation, like 0.75 on the edge
that connect JPEG and LP-AF in the example. If not specified, a weight of 1 is assumed.
After the graph description, the file provides extra information about the applications,
e.g., location and type of application (see Lines 6–7 in Listing 8.1).
Recall, that every clique in the graph represents a use case whose weight is determined
by the product of the weights on all the edges (see Equation 2.1). The list of use cases is
computed by a recursive backtracking algorithm [140]. If the use cases are described
as a list, no further processing of this input file is required. An example of a graph
representation and the associated use cases is shown in Figure 8.2.
8.1.2.2 Runtime Configurations
This file is a simple collection of configurations for each use case, i.e., a file representation
of the solution to the multi-application problem in Definition 2.18. An example of this
file for the input file in Listing 8.1 is shown in Listing 8.2. For every use case, the file
specifies which schedule descriptor to use for every application. In the example, the
second schedule descriptor is used in the first use case for JPEG (jpeg_2.scheddesc)
whereas the first one is used in the second use case (jpeg_1.scheddesc). Each of the
files referenced in Listing 8.2 is a descriptor file, as introduced in Section 6.1.3.4. Note also
that for every solution, the file includes the score (see Line 1 and Line 4). As mentioned
before, the score gives an idea of the certainty of the computed configuration. The bigger
the score, the better the configuration is. In the example, the second use case seems to
1 <GraphDescription>
2 <Applications List="JPEG MJPEG LP-AF"/>
3 <ConcurrencyEdge SourceApp="JPEG" TargetApp="MJPEG"/>
4 <ConcurrencyEdge SourceApp="JPEG" TargetApp="LP-AF" Weight="0.75"/>
5 </GraphDescription>
6 <Application Name="JPEG"
7 Location="../apps/cpn/" Type="KPN" RTClass="best-effort"/>
8 <!-- ... Other applications -->
Listing 8.1: Example of an application concurrency graph (see Definition 2.7).
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Figure 8.3: Scenario analysis flow.
have more slack than the first one. Additionally, the whole multi-application problem is
also given a score, as shown in Line 1.
8.2 Scenario Analysis
In the scenario analysis phase, each use case is analyzed separately. A straightforward ap-
proach to verify a use case consists in merging all applications in a single large KPN and
running the single application flow on it. However, this approach results in an exponen-
tial amount of applications to analyze, which makes the approach unfeasible for practical
situations. In this thesis a relaxed composability approach is followed (see Section 3.5.1.3),
in which single application schedules are tested in a multi-application context. A compos-
ability function is defined that allows to judge the quality of a composition of individual
schedule configurations.
The flow of the scenario analysis phase is shown in Figure 8.3. It receives the architec-
ture description, a use case UC = (SUC = {A1, . . . , Am}, p
UC) (see Definition 2.8) and a set
of traces for all the processes of the applications in the use case, i.e., T UC =
⋃
A∈SUC T
A.
As output, the flow produces a use case configuration RCUC = {RCA1 , . . . , RCAm} (see
Definition 2.17) with RCAi a valid runtime configuration for Ai. This phase also produces
a feasibility score that expresses with what certainty the configuration is jointly valid. The
score is based on the composability function, which is defined on the platform utilization
profiles of the scheduled traces. For this purpose, the mapping and scheduling phase
of the parallel flow is used to produce several runtime configurations for every applica-
tion. For every runtime configuration, the TRM returns the platform utilization profile, as
shown in the upper part of Figure 8.3.
Given a set of runtime configurations for every single application in the use case,
RCAi = {RCAi1 , . . . , RC
Ai
mi}, the scenario analysis phase can be seen as a filter that quickly
1 <MultiappSolution TotalScore="-0.3075">
2 <UseCase List="JPEG MJPEG" Weight="1.0" Score="-0.3">
3 <AppCfg App="JPEG" Cfg="output/jpeg_2.scheddesc"/>
4 <AppCfg App="MJPEG" Cfg="output/mjpeg_1.scheddesc"/></UseCase>
5 <UseCase List="JPEG LP-AF" Weight="0.75" Score="-0.01">
6 <AppCfg App="JPEG" Cfg="output/jpeg_1.scheddesc"/>
7 <AppCfg App="LP-AF" Cfg="output/lp-af_3.scheddesc"/></UseCase>
8 <MultiappSolution>
Listing 8.2: Example of the output file of the multi-application flow.
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discards combinations of configurations that clearly lead to a processor over-utilization.
Such combinations would most likely violate the application constraints. Finally, note
that the scenario analysis flow has no automated feedback. This means that if the scores
for some of the use cases are low, it is the user responsibility to modify the applications
in order to make them fit better on the platform. The four components of the scenario
analysis phase are described in the following.
8.2.1 Generating Configurations for Single Applications
The first component of the scenario analysis phase in Figure 8.3 is responsible for generat-
ing a set of runtime configurations for every application in the use case, i.e., RCAi for all
Ai ∈ UC. Optionally, if the user provides a list of pre-computed runtime configurations,
this component is skipped and the configurations are read from disk.
The simplest implementation of this component would iterate over all the applications
in the use case and call the mapping heuristic in Algorithm 6.3. However, having a single
runtime configuration for every application means that there is only one possible use case
configuration RCUC. This reduces the scenario analysis to a decision whether RCUC is
jointly valid or not.
In order to provide more candidates to the scenario analysis, this component keeps
adding platform resources to the mapping process even after a valid runtime configuration
is found. This is done by removing the termination criterion in Line 24 of Algorithm 6.3.
Alternatively, the user is allowed to pass a set of different constraints for every application.
By tightening the timing constraints or by restricting the mapping to different platform
subsets, the iterative mapping algorithm would produce different runtime configurations.
Naturally, every runtime configuration produced by the parallel flow is stored. This makes
it possible to reuse configuration across use cases, instead of recomputing them every time.
As suggested by Figure 8.3, every runtime configuration is associated with a Gantt
chart, generated by the TRM as disccussed in Section 6.3.2. The chart can be seen as a set
of functions that model the utilization of each of the platform resources. More formally,
Definition 8.1. A utilization function (ϑRC
A
PE ) is a time-discrete function ϑ
RCA
PE : Dϑ ⊂
N → [0, 1] that represents the utilization of PE ∈ PE due to application A according to a
runtime configuration RCA.
Definition 8.2. A platform utilization set (URC
A
SOC ) is a set with the utilization functions of
every PE ∈ PE for application A according to a runtime configuration RCA, i.e., URC
A
SOC =
{ϑRC
A
PE1
, . . . , ϑRC
A
PEn
}. This set is a representation of the Gantt chart produced by the TRM.
The output of the first component of the scenario analysis flow is then a set of
valid runtime configurations for every application and the corresponding platform uti-
lization sets. That is, RCUCall =
⋃
Ai∈UC
RCAi , with RCAi = {RCAi1 , . . . , RC
Ai
m }, and
UUCall =
⋃
Ai∈UC
UAiSOC, with U
Ai
SOC = {U
RC
Ai
1
SOC , . . . ,U
RC
Ai
m
SOC }.
The pre-processing and the composability analysis steps analyze different use case
configurations in the sense of Definition 2.17. The use case configurations RCUC =
{RCA1 , . . . , RCAm} are created as a combination of configurations from RCUCall , with
RCAi ∈ RCAi . For every application Ai in the use case, there is a platform utilization set
URC
Ai
SOC ∈ U
Ai
SOC that corresponds to the candidate runtime configuration RC
Ai . The set of all
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Figure 8.4: Utilization functions and platform utilization sets. a) Bad configuration.
b) Good configuration.
utilization functions associated with a use case configuration is then UUC =
⋃
Ai∈UC
URC
Ai
SOC .
The purpose of the next two components is to analyze the feasibility of the candidate con-
figuration based on the utilization functions. An intuitive example is shown in Figure 8.4
for a use case with two applications on a platform with three processors. The first use case
configuration in Figure 8.4a would most likely violate some of the application constraints
(if any), since both applications are intensively using PE1 and PE3. The second candidate
in Figure 8.4b is a more promising configuration. In the second runtime configuration for
A2 (RC
A2
2 ), the processor PE2 is used, so that the load in the other processors is not as high
as with RCA21 . Additionally, the high utilization periods on PE1 and PE3 seem to happen
on low utilization periods of the first application on the same processors.
The next sections explain how this intuitive analysis of the utilization functions is
automated in order to select a use case configuration that is likely to be jointly valid.
8.2.2 Pre-processing
Before the actual composability analysis, the pre-processing component of the scenario
analysis phase in Figure 8.3 performs signal conditioning of the utilization functions pro-
duced by the previous component. Consider a candidate use case configuration RCUC
with associated platform utilization sets UUC. Pre-processing includes:
Filtering: This process applies a sliding window filter to the utilization functions in UUC
that serves to smooth the functions. By suppressing details of the functions, the runtime
of the composability analysis is reduced. An example of the filtering process is shown
in Figure 8.5a. In this example, the blue solid curve has four times less samples that the
original utilization curve.
Time scale: The filtered utilization functions from different applications may have a dif-
ferent time scale. This may be caused by a different configuration of the TRM or by a
different window size during filtering. This conditioning process synchronizes the utiliza-
tion samples so that they all refer to the same time.
Length: The composability analysis sometimes requires the utilization functions to have
exactly the same amount of samples, i.e., same domain Dϑ ⊂ N in Definition 8.1. This
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Figure 8.5: Pre-processing example.
length equalization is performed by stretching the functions while keeping the area con-
stant. This step requires re-sampling and interpolation. For applications with real time
constraints, the iterations are stretched only until the deadline. An example of this process
is shown in Figure 8.5b. In this example, the blue solid curve was extended from 400 to
480 cycles.
Crop: For real time applications, the utilization functions between time checkpoints are
extracted. When analyzing the composability of applications with periodic schedules, a
hyper-period has to be computed. Ideally, the hyper-period would be the Least Common
Multiple (LCM) of the periods of the individual applications. This however may produce
long traces that would slow down the composability analysis. To avoid this, the utilization
functions are cropped so that a smaller hyper-period can be found. This is done by finding
the greatest period among all the applications and using a multiple of it as hyper-period.
The amount of iterations of the hyper-period is selected, so that the time that is cropped
from the other applications is minimized. More formally, let {tA1 , . . . , tAm} be the periods
of the periodic applications in the use case and let tmax = maxA∈UC(tA) be the greatest
period. The hyper-period is defined as thyper = K
crop · tmax, with
Kcrop = argmin
k∈{1,...,N
crop
max }
( ∑
A∈UC
⌈
k · tmax
tA
⌉
· tA − k · tmax
)
(8.1)
N
crop
max is an internal parameter of the tool that constrains the search in order to reduce
the computation time. Note that if thyper is really the LCM of the other periods, the
argument of the argmin operator in Equation 8.1 evaluates to zero. After determining the
hyper period, the utilization functions of every application A are replicated as many times
as ⌈thyper/tA⌉ and then cropped to the length given by thyper.
8.2.3 Composability Analysis
The purpose of the composability analysis component in Figure 8.3 is to provide infor-
mation about the timing behavior of different applications running concurrently. In order
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for this analysis to be fast, the schedules are not run on the actual platform nor in the
TRM. Instead, the pre-processed utilization functions are used. Recall that this component
processes all candidate use case configurations for a given use case UC produced by the
first component (in Section 8.2.1).
Let UˆUC =
⋃
Ai∈UC
UˆRC
Ai
SOC = {ϑˆ
RCA1
PE1
, . . . , ϑˆRC
Ai
PEj
, . . . , ϑˆRC
Am
PEn
} denote the pre-processed
utilization functions for a candidate use case runtime configuration RCUC. Two compos-
ability functions are analyzed in this thesis. The first one is a mean-criterion, similar to the
one in [144]. The second one, is a displacement-criterion which provides a more thorough
analysis by testing different application starting times.
Mean-criterion Composability: This is a simple approach in which the mean utiliza-
tion of every application on every processor is computed. The combined utilization of
every processor is then compared against a threshold. More formally, the combined mean
utilization of processor PE due to a use case configuration RCUC is:
ϑ¯RC
UC
PE =
∑
A∈UC

 1
NAPE
·
NAPE−1∑
k=0
ϑˆRC
A
PE

 (8.2)
where NAPE is the number of samples in the utilization function of application A on
processor PE. Whether the use case is feasible or not is a binary decision, given by:
ϑ¯max > maxPE∈PE (ϑ¯
RCUC
PE ). ϑ¯max ∈ [0, 1] is a threshold provided by the user.
Note that the lower the mean utilization on each processor, the better the configuration
is, i.e., the more likely it is that the constraints will be met. This is used to define the score
of a use case runtime configuration,
ωRC
UC
mc = ϑ¯max − max
PE∈PE
(ϑ¯RC
UC
PE ) (8.3)
Note that ωRC
UC
mc ∈ [ϑ¯max − |S
UC|, ϑ¯max], so that the higher the value, the better the
configuration is. Configurations with a negative score ωRC
UC
mc < 0 are discarded.
Displacement-criterion Composability: Note that the previous approach provides a
coarse guarantee. The mean utilization criterion states that all the computations can be
carried out in the available computation time, if the mean utilization is not above 100%.
This would mean that, for example, the mean throughput of a process may be respected.
However, this criterion does not say anything about the variation of the throughput along
the entire execution. Additionally, instantaneous load situations may introduce path la-
tency violations that cannot be detected with the mean criterion. This is illustrated with
the example in Figure 8.6. Figure 8.6a shows the utilization functions of two different
applications (A1, A2) on a single processor PE1. Intuitively, it can be seen that the mean
computation in Equation 8.2 would produce a value under 1.0, i.e., less than 100% utiliza-
tion. Figure 8.6b shows that depending on the relative starting time of the applications,
different load situations are observed. In the upper plot of Figure 8.6b, it is assumed that
both applications start at the same time. As a result, the combined utilization is computed
by adding the functions in Figure 8.6a, as shown by the solid blue line in Figure 8.6b. In
this case, the combined utilization lies below the 100% mark, indicating that both applica-
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Figure 8.6: Combined processor utilization. a) Sample utilization functions on a single
processor. b) Combined utilization functions with different displacements.
tions may run correctly on processor PE1. However, if the second application starts while
the first application is running, the combined load situation changes, as shown in the bot-
tom plot of Figure 8.6b. In this case, the instantaneous load surpasses the 100% mark,
indicating that the timing behavior of the applications may be affected. If the computa-
tional peak observed in the utilization function of A1 is required to meet a path constraint,
it is likely that this constraint will be missed.
The displacement-criterion tries to account for these changes in the instantaneous load,
by analyzing the combined utilization of every processor, given different, relative applica-
tion starting times. For two applications A1 and A2, with candidate configurations RC
A1
and RCA2 , the displaced combined utilization is defined by:
ϑˆ
A1,A2
PE (k, τ) = ϑˆ
RCA1
PE (k) + ϑˆ
RCA2
PE (k− τ) (8.4)
The displacement-criterion then analyzes how often the instantaneous combined load
goes above a user-defined threshold ϑ˜max for every displacement τ. For this analysis a
displacement function is defined as:
ϑ˜RC
A1 ,RCA2
PE (τ) =
N
A1
PE−1∑
k=0
(ϑˆA1,A2PE (k, τ)− ϑ˜max) · H(ϑˆ
A1,A2
PE (k, τ)− ϑ˜max) (8.5)
where H is the Heaviside function and τ ∈ {0, . . . , NA2PE − 1}. Note that the Heaviside
function cancels all the values of ϑˆA1,A2PE (k, τ) below the threshold ϑ˜max. In the case of
periodic applications, the time shift in Equation 8.4 is replaced by a circular shift.
The displacement analysis for two applications given by Equation 8.5 can be ex-
tended to more applications. For three applications, the worst-case displacement of
the first two applications is determined first. The worst-case is determined by the
displacement for which the instantaneous load surpasses the threshold the most, i.e.,
τ∗ = argmax
τ
(ϑ˜RC
A1 ,RCA2
PE (τ)). Thereafter, the displacement function in Equation 8.5 is
computed for the functions ϑˆRC
A3
PE and ϑˆ
A1,A2
PE |τ=τ∗ (from Equation 8.4). The resulting
function ϑ˜RC
A1 ,RCA2 ,RCA3
PE can be then used to compute the displacement function for more
applications. The process can be repeated until all applications have been analyzed and a
joint displacement function ϑ˜RC
UC
PE has been computed for every processor.
The discrete function ϑ˜RC
UC
PE gives a qualitative measure of the feasibility of a use case.
The higher the values of the function, the more unlikely it is for the two applications to
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run simultaneously and yet meet the constraints. In order to provide a single score for
the current candidate use case configuration, the maximum average value across all the
processors is used. This value is then scaled and inverted, i.e.,
ωRC
UC
dc =
−1
NAm
PE∗
· max
PE∈PE

 1
N
Am−1
PE
N
Am−1
PE −1∑
τ=0
ϑ˜RC
UC
PE (τ)

 (8.6)
where PE∗ is the processor with the maximum average displacement function. The
outer normalization (NAm
PE∗
) in Equation 8.6 is inserted in order to remove the effect of
the summation in Equation 8.5. As with the mean-criterion score from Equation 8.3,
the higher the displacement-criterion score, the better the configuration is. Note that
ωRC
UC
dc ∈ [ϑ¯max − |S
UC|, 0]. A hard decision criterion would discard all configurations for
which ωRC
UC
dc < 0. Note however, that the score does not carry as much information as
the individual functions ϑ˜RC
UC
PE .
In this section, the platform utilization profiles are used to draw conclusions on whether
it is possible for two or more applications to run simultaneously while still meeting their
constraints. In the case of different application classes, e.g., real and non-real time, a
hierarchical scheduler is used in which the best effort applications are executed only when
the real time applications are blocked (recall Figure 4.1). This ensures that the execution
of real time applications is not affected by the presence of best-effort applications. For
applications of the same class, the composability analysis evaluates the jointly required
processing bandwidth. How the bandwidth relates to the real time schedulability of the
underlying scheduling algorithm is not addressed in the multi-application flow1.
8.2.4 Results Export
The last component of the scenario analysis flow in Figure 8.3 is in charge of selecting the
best use case runtime configuration for every use case in the multi-application description.
The selected configurations are exported in a file with the format shown in Listing 8.2.
Choosing the best use case configuration can be done interactively or automatically. In
the interactive approach, the user is presented with the different displacement functions
of the scenario analysis. Based on the shape of the functions, the user can decide which
configuration to finally choose.
The automatic approach simply selects the configuration with the highest score among
all possible configurations. Recall the set of valid runtime configurations for every appli-
cation Ai ∈ UC, RC
Ai = {RCAi1 , . . . , RC
Ai
ki
}. The final use case configuration is then
determined by:
RC∗UC = {RC∗A1 , . . . , RC∗Am} = argmax
RCUC∈SRC
(ωRC
UC
dc ) (8.7)
1 For some algorithms and problem statements, it is possible to find a theoretical bound on the band-
width that guarantees that real time tasks will meet their constraints. Examples are the unity bound
(U = 1) for Earliest Deadline First (EDF) or U ≈ 0.693 for Rate Monotonic (RM) with infinite
tasks [167].
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with SRC = {{RC
A1 , . . . , RCAm} ⊂ RCUCall , (RC
A1 , . . . , RCAm) ∈ ×mi=0RC
Ai} and ωRC
UC
dc
the score from Equation 8.6. The total multi-application score mentioned in Section 8.1.2.2
is then computed as a weighted sum of the individual scores, i.e.,
ωACS =
∑
UC∈ACS
ω∗UCdc · p
UC (8.8)
with ω∗UCdc the best score for each use case, i.e., ω
∗UC
dc = maxRCUC∈SRC
(ωRC
UC
dc ).
8.3 Case Study
This section presents results of the multi-application flow in Figure 8.1 on an experimen-
tal setup that is described in Section 8.3.1. The purpose of this case study is to assess
how accurately the scores produced by the composability analysis phase reflect constraint
compliance. This is tested on the TRM in Section 8.3.2.
8.3.1 Experimental Setup
This case study provides a solution to the motivational example introduced in Section 2.1
(see also Figure 2.1). As target MPSoC, the platform DCP defined in Section 6.6.1.1 is used
(see also Figure 6.10a), extended with the hardware accelerators needed for the MIMO-
OFDM benchmark, shown in Figure 7.6b.
In this case study, it is assumed that the single application phase in Figure 8.1a has
been already run for every application. This means that the LP-AF application from the
motivational example has already been parallelized, as described in Section 5.5.2. It also
means that an SDR implementation with a valid runtime configuration has been found
for the MIMO-OFDM benchmark, as described in Section 7.5. Note that this benchmark
mostly uses the hardware accelerators in the platform, so that its execution does not inter-
fere with the other applications. For this reason, this case study focuses on the resource
sharing among the LP-AF, the JPEG and the MJPEG applications.
8.3.2 Scenario Analysis Results
This section analyzes the results of the scenario analysis phase in Figure 8.3. As multi-
application description, a fully connected graph is provided to the tool. The analysis
focuses on the worst-case scenario in which all applications are running concurrently.
The first step in the scenario analysis phase consists in generating valid runtime config-
urations for every application. As explained in Section 8.2.1, configurations are generated
by varying the available processors for the mapping process. As discussed in Section 6.6.3,
the minimum configuration for MJPEG has one RISC and 3 VLIW processors while the
minimum configuration for LP-AF has 2 RISCs and 2 VLIWs processors.
The results of the scenario analysis phase for selected combinations are summarized in
Table 8.1. The first column contains an identifier of the candidate use case runtime config-
uration (RC
UCj
i ). In the table, UC1 refers to the three-application use case, i.e., S
UC1 = A,
while UC2 contains the two real-time applications LP-AF and MJPEG. The numbers in the
next three columns refer to the processors used in each single-application runtime config-
uration. As an example, the first row describes a multi-application configuration in which
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Table 8.1: Results of the scenario analysis phase.
LP-AF JPEG MJPEG Mean score
Displacement
score (×10−3)
Constraints
TRM
runtime (s)
RCUC11 1-2-3-4 1->6 2-3-4-5 -1.32 -2.44 7 99.09
RCUC12 1-2-4-5 1->6 2-3-4-6 -0.929 -2.00 X 101.03
RCUC13 1-4-5-6 1->6 1-2-3-4-5 -0.912 -3.01 X 94.35
RCUC14 3-4-5-6 1->6 3-4-5-6 -1.440 -3.15 7 97.13
RCUC15 1-2-5-6 1->6 1-2-5-6 -1.27 -3.53 7 97.18
RCUC16 1->6 1->6 1->6 -1.146 -2.94 7 97.44
RCUC21 2-3-4-6 – 1-3-4-5 -0.24 -0.45 X 63.95
RCUC22 1-2-3-5 – 1-2-3-4 -0.57 -1.01 7 63.95
both RISCs and the first two VLIWs are used for LP-AF, all processors are used for JPEG
and a RISC and three VLIWs are used for MJPEG. This configuration corresponds to the
best-effort mapping of JPEG and the real time mappings for LP-AF and MJPEG obtained
in Section 6.6 (see Figure 6.13).
The fifth and the sixth columns in Table 8.1 contain the scores computed by the mean-
criterion from Equation 8.3 and the displacement-criterion in Equation 8.6 respectively.
For all the test cases, the thresholds were both set to a 90% utilization bound, i.e., ϑ¯max =
ϑ˜max = 0.9. Note that all the scores in the table are negative, which means that the tool
could not find an absolutely valid configuration. This is due to the tight real time constraints
of both applications, more notably of MJPEG as can be observed in Figure 6.14b. The best
configurations proposed by the tool for the two use cases are then the ones with the highest
score (see Equation 8.7), i.e., RCUC12 and RC
UC2
1 .
In order to verify if the configurations are actually valid, the traces of the three appli-
cations were merged and replayed together on the TRM by using the individually valid
runtime configurations. Whether or not the constraints were met is shown in the last but
one column in Table 8.1. Finally, the time employed by the TRM to verify the configuration
is reported in the last column of the table.
The total execution time of the scenario analysis phase of Figure 8.3 was of 81 s (on
a AMD Phenom running at 3.2 GHz with 8 GB of RAM). This time includes around 4 s
for pre-processing, half a second for exporting the results and 76 s for the composability
analysis. During this time, a total of 3080 different options were analyzed. Note that to
test the same amount of configurations on the TRM would require 80.67 h (three orders
of magnitude more time). On the cycle-accurate simulator the evaluation would have
required one or two orders of magnitude more time.
Table 8.1 shows six different configurations for the three-application use case (UC1)
and two configurations for the two-application use case (UC2). These configurations were
among the best solutions found by the multi-application flow. In all of them, the best effort
mapping of JPEG is used. Notice that directly using the results of the single application
flow would not work in a multi-application context, i.e., configuration RCUC11 misses the
constraints. Two valid configurations were found for UC1. The first one corresponds to
the configuration with the best displacement score (RCUC12 ) while the second one corre-
sponds to the best configuration according to the mean criterion (RCUC13 ). As shown in
the table, the single-application constraints were met when running on the TRM for both
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a) b)
Figure 8.7: Multi-application configurations. a) Best configuration for each applica-
tion in isolation (RCUC11 ). b) Best configuration selected for the use case
(RCUC12 ).
solutions. The configuration obtained with the displacement criterion displayed a better
load distribution which translated in a higher slack for the constrained processes. This
is due to a higher transient load on the third VLIW (PE5). Similar load conditions are
the reason why the remaining three configurations for UC1 failed. The last two rows in
Table 8.1 contain the best and the worst results for the two-application use case. As ex-
pected, the best configuration for this case does not uses the single-application runtime
configurations used in RCUC12 .
The actual mappings for RCUC11 and RC
UC1
2 are shown in Figure 8.7a. For this use
case, the solution of the composability analysis is quite logical. The mapping of LP-AF
and MJPEG are almost equivalent to the mappings obtained in isolation. The only real
change lies on a better distribution of the VLIWs among the applications, so that only one
VLIW is shared by the applications (PE4).
Figure 8.8 shows the results of the scenario analysis for the second and the sixth
configuration in Table 8.1 (RCUC12 , RC
UC1
6 ). The pre-processed utilization vectors for the
different single application configurations are shown in Figure 8.8a-c for RCUC16 and in
Figure 8.8e-g for RCUC12 . The displacement functions from Equation 8.5 for both configu-
rations are shown in Figure 8.8d,h. As can be seen from the plots, the curves obtained for
RCUC16 have higher values than those of the second configuration. In particular, configu-
ration RCUC16 makes heavy use of PE6 and PE4. The better load distribution of RC
UC1
2 is
reflected in the low values observed in Figure 8.8h.
Note that RCUC16 corresponds to the best-effort configurations for the three applica-
tions. That is, the configuration in which each application uses all the resources in the
platform. The plots in Figure 8.8 therefore illustrate that the best mapping for individual
applications may not be the best choice in a multi-application scenario.
8.4 Limitations and Outlook
This chapter presented a general solution approach to the multi-application problem,
based on the analysis of the platform utilization. Several aspects can be improved in
the programming flow, including:
• Config generation: The first component of the flow generates single-application con-
figurations in a batch mode. Due to the small amount of applications in the case
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Figure 8.8: Composability results. (a-c) Utilizations for LP-AF, JPEG and MJPEG in
RCUC16 . (e-g) Utilizations for RC
UC1
2 . (d) Displacement analysis for RC
UC1
6 .
(h) Displacement analysis for RCUC12 .
study, the brute force generation described in Section 8.2.1 was applicable. How-
ever, for more complex multi-application problems, a better generation is needed.
The batch generation strategy can be improved with a selection of combinations, so
that the rest of the flow converges faster. Alternatively, the configurations could be
generated on demand, by observing the results of the scenario analysis phase.
• Reliability: The multi-application flow is also based on execution traces. Therefore,
it shares the reliability issues discussed for the parallel flow in Section 6.7.
• Complexity: The amount of use cases grows exponentially with the number of edges
in the application concurrency graph. This complexity cannot be circumvented, since
it comes from the problem specifcation. However, the design space can be searched
in a more efficient way, similar to how it was done in the SDR flow (see Section 7.3).
Use cases can be described in a tree data structure that represent the set inclusion
relation. If configurations fail in a use case, they also fail in parent nodes.
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• Switching costs: The flow presented in this chapter does not consider the cost as-
sociated with a change in the use case configuration during runtime. If the cost
is too high, some configurations should not be switched, even if there is a better
configuration in the data base. A similar tradeoff analysis was presented in [20].
How to implement dynamic switching of scenarios at runtime and how to model
the associated costs is outside the scope of this dissertation.
• Communication resources: The multi-application flow must be made aware of com-
munication resources. The current version supposes that the memory constraints set
for the single application analysis ensure that the available memory is not surpassed
in multi-application scenarios.
8.5 Synopsis
This chapter presented a solution to the multi-application problem stated in Section 2.3.
Due to the lack of formal properties of KPN applications, a pragmatic solution approach
was followed, in which estimated platform utilization profiles are used. By merging uti-
lization functions, the schedule of the KPN applications is modified. This however, does
not invalidate the tracing approach, since KPNs are determinate (see Section 2.5.1.3). The
multi-application flow was used to find a solution to the motivational example presented
in Section 2.1. Jointly valid runtime configurations were found in around a minute. Note
that, a manual approach based on simulation would require several tens of minutes per
simulation. In order to test more configurations, a programmer would also need to re-code
the application and manually change the mapping. All in all, the productivity boost pro-
vided by the multi-application flow in Figure 8.1 is of at least three orders of magnitude,
effectively reducing the software productivity gap mentioned in Section 1.1.3.
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Chapter 9
Conclusions and Outlook
The software component of embedded devices has become the dominant differentiation
factor and, at the same time, the dominant design cost factor. Even before this soft-
ware boom, embedded hardware platforms had already undergone a migration to par-
allel, multi-processor architectures. Surprisingly, today’s embedded systems are still pro-
grammed with fragmented, single-processor compilers with no true support for hetero-
geneity or multi-processing. This makes parallelization and application mapping a daunt-
ing, error-prone task, contributing to further open the software productivity gap. This
thesis presented a set of tools and methodologies that aim at narrowing the gap, namely
(1) a sequential flow that helps to port legacy C code to a parallel programming model,
(2) a parallel flow for KPN applications that automatically computes a valid runtime con-
figuration, (3) an extension to the parallel flow that allows to use specialized software
routines and hardware accelerators in highly heterogeneous platforms, and finally (4) a
multi-application flow that reuses the results of the previous flows to quickly filter out
combinations of runtime configurations that are not feasible in a given multi-application
context. Together with the tool flows, this thesis proposed several algorithms, e.g., Al-
gorithm 5.6, 6.3 and 7.1, which aim at providing efficient execution of applications on
heterogeneous MPSoCs. Besides the tooling aspects, this thesis also described a thin run-
time system, accelerated by the OSIP customized processor. This lightweight multi-tasking
support makes it possible to execute fine-grained tasks more efficiently, thereby increasing
the optimization potential of the mapping algorithms described in this thesis.
Chapter 4 described the design decisions that led to the final OSIP hardware and soft-
ware architecture. With an average scheduling latency of around 1000 cycles, OSIP out-
performs traditional software solutions by at least an order of magnitude. When running
the OSIP scheduling approach on an off-the-shelf ARM processor, the range of operation
is clearly restricted, as shown in Figure 4.7. This shows how the ASIP paradigm improves
efficiency while retaining programmability. The cost of having a programmable solution
is paid by a reduced efficiency while compared to hardware solutions, as discussed in
Section 3.1.2.
Chapter 5 described the parallelism extraction flow for sequential C programs. This
flow is based on dynamic data flow analysis, enabled by application tracing. The pro-
posed heuristic in Algorithm 5.6 extends previous graph-based clustering techniques with
a pattern discovery phase that allows to exploit DLP and PLP in addition to TLP. The new
algorithms were tested on synthetic examples and on a multimedia application to validate
the approach. Generating the hints for the parallel implementation took around 3 minutes
and obtaining the actual parallel implementation about half a day.
Chapter 6 described the mapping and scheduling flow for KPN applications. This
flow also uses dynamic analysis, based on application tracing, to gain an insight into the
behavior of KPN processes. A new heuristic, namely GBM in Algorithm 6.2, was proposed
for jointly mapping KPN processes and KPN channels onto heterogeneous MPSoCs. The
case studies showed that this algorithm outperforms typical mapping heuristics, such as
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load balancing, by 17% for random KPNs and 40% for real applications. Furthermore, the
algorithm succeeded even in platforms with heterogeneous, asymmetric interconnect. Ad-
ditionally, an iterative mapping heuristic was proposed in Algorithm 6.3 for applications
with real-time constraints. This heuristic managed to find valid runtime configurations in
a few minutes.
Chapter 7 described the extensions to the parallel flow for demanding applications that
require hardware acceleration. The chapter presented a proof of concept of the methodol-
ogy for applications in the SDR domain. In the SDR flow, different potential matchings for
a platform-independent application specification are computed and evaluated in which
platform-specific kernels are used. The pruning technique in Algorithm 7.1 serves to re-
trieve the most promissing implementation options, quickly reducing the size of the search
space. The methodology was applied to a MIMO-OFDM transceiver in a case study that
showed the applicability and the importance of such a programming flow. With the SDR
flow, it was possible to match the performance of implementations obtained manually by
an expert. Compared to a traditional compilation flow, performance gaps of two orders of
magnitude were observed.
Finally, Chapter 8 described the proposed approach for dealing with multiple applica-
tions. The core of this multi-application flow is a scenario analysis phase in which the plat-
form utilization profiles of applications in isolation are combined. The combined profiles
are analyzed for potential over-utilization periods that could endanger constraint compli-
ance. A new measure was introduced with the displacement-criterion in Equation 8.5,
which provides a safer analysis than previous criteria based on the mean utilization. This
was verified with a case study in which 3 applications were analyzed and mapped to a
single heterogeneous MPSoC in less than 2 minutes.
All together, the programming flows presented in this thesis contribute towards clos-
ing the software productivity gap, by allowing to test and obtain valid configurations
for single and multiple applications within reasonable time. The heuristics that underlie
the proposed programming flows are relatively simple and hence fast, which enables in-
tegration into interactive programming environments such as the MAPS IDE. Although
possibly sub-optimal, the heuristics provide the programmer with a working implemen-
tation, which can be further optimize by hand. The proposed tooling infrastructure can
serve as basis for future research along the contributions of this thesis, including (1) bet-
ter algorithms for parallelism extraction, (2) better mapping and scheduling policies for
KPN applications, (3) better understanding of algorithmic kernels and how to characterize
them towards a better tooling support for hardware acceleration and (4) better scores and
analysis for multi-application configurations. The methodologies have all room for im-
provement as discussed in Section 5.6, 6.7, 7.6 and 8.4. Additionally, the following items
are promising directions for future work:
• Commercial platforms: So far, the methodologies have been showcased on virtual
platforms that share similarities with real platforms. It would be interesting to see,
how the proposed algorithms perform for commercial embedded platforms. As
this thesis is being written, promising case studies are being conducted on the TI
Keystone platform.
• Power/energy awareness: The goal of the algorithms is to generate efficient imple-
mentations. To achieve this goal, the algorithms search a configuration that meets
the constraints while using as few resources as possible. This works under the as-
sumption that by using less resources the energy consumption is reduced, since idle
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processors can be turned off. Future work should focus on making the algorithms
energy-aware in order to truly strive for energy efficiency. However, this will only be
practical once power and energy estimation techniques are available at the electronic
system level.
• Design-time safety: The dynamic nature of the programming paradigms addressed
in this thesis made it necessary to make decisions from information collected during
profiling runs. The tool flows rely on the programmer to select suitable application
inputs and other representative stimuli. As a consequence, the results may not be
safe if the execution conditions change. Several techniques could contribute to im-
prove the design-time safety, including code coverage and a joint analysis of multiple
execution traces. This techniques would also serve to give the programmer an idea
of the safety of the results.
• Runtime safety: In general, design-time and runtime deviations are inevitable.
Therefore, new runtime strategies are needed to provide control for situations where
the design-time solution fails. The interaction between design-time and runtime
safety measures could open many new research problems.
• Applications: This thesis focused on the KPN model in order to provide the ex-
pressiveness required by today’s and upcoming applications. The analysis of new
applications and benchmarks would help to further understand dynamic effects.
This understanding could enrich the heuristics developed in this work.
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Appendix A
Programming Flow Details
This appendix includes further information about the programming flows described in
Chapters 5–8.
A.1 Sequential Flow
A.1.1 Application Analysis
Section 5.2 described the instrumentation process of the sequential flow (see Algo-
rithms 5.1–5.2). During this process, several function calls are inserted in the original
application code in order to produce an execution trace from which a sequential profile
can be constructed. Table A.1 lists all the instrumentation functions and their purpose.
A.1.2 Code Generation Examples
This section provides examples of the code generation discussed in Section 5.4. The struc-
ture of a generic parallel main function is discussed in Appendix A.1.2.1, while examples
for TLP, DLP and PLP are provided in Appendix A.1.2.2–A.1.2.4.
A.1.2.1 Parallel Main Function
In the parallel implementation, the original main function is removed and is replaced by
a general main function. The structure of this new parallel main is shown in Listing A.1.
The parallel main initializes all the parallel threads by calling the application-dependent
initialize function (Line 20). It then triggers execution of the corresponding task (Line
Table A.1: Instrumentation functions.
Function Arguments Description
_MT_Init – Initialize tracing, e.g., open trace file for writing
_MT_Exit – Finalize tracing, e.g., close trace file
_FT_EnterFunction Function name Track call stack, record function enter in trace file
including the ID of the calling statement
_FT_ExitFunction Function name Update call stack, record function exit in trace file
_BBT_EnterBB Basic block ID Store basic block ID to the trace file
_FT_StCallingIRStm Statement ID Store calling statement ID in a variable, used at function
enter
_DDFA_TraceMem
Access info (statement ID,
read/write, address, baseType)
Record memory access information
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23) and waits until everything is done (Line 26). An example of the initialization code is
provided in Listing A.2.
1 /* Target include libraries */
2 #include "TARGET/mpi.h" // ...
3
4 /* Handlers for worker threads and handler external initializers */
5 typedef int (*TaskPtr)();
6 extern TaskPtr TaskPtrs[];
7
8 /* More externs (application dependent) */
9 extern void initialize();
10 extern int numberOfCores;
11
12 int main () {
13 int argc; char ** argv;
14 int numprocs, rank, namelen, level = 0;
15
16 MPI_Init_thread(&argc, &argv, MPI_THREAD_MULTIPLE, &level);
17 MPI_Comm_size(MPI_COMM_WORLD, &numprocs);
18 MPI_Comm_rank(MPI_COMM_WORLD, &rank);
19 MPI_Get_processor_name(processor_name, &namelen);
20 initialize();
21
22 if (rank < numberOfCores && TaskPtrs[rank] != NULL) {
23 TaskPtrs[rank]();
24 }
25
26 MPI_Barrier(MPI_COMM_WORLD); MPI_Finalize();
27 return 0;
28 }
Listing A.1: Main module of the parallel C code
1 TaskPtr TaskPtrs[4] = { NULL };
2 int worker0();
3 int worker1();
4 int worker2();
5 int worker3();
6
7 void initialize() {
8 TaskPtrs[0] = &worker0;
9 TaskPtrs[1] = &worker1;
10 TaskPtrs[2] = &worker2;
11 TaskPtrs[3] = &worker3;
12 }
Listing A.2: Initialization Example
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A.1.2.2 Generation for TLP
For TLP, the original code of every cluster is wrapped into a function and the variables
are privatized. Thereafter read and write function calls are inserted before every use and
after every definition of an external dependency. This is illustrated by the example in
Listing A.3 and Listing A.4. The names of the new functions are extended with a number
that serves to identify the line in the original source file where the code originates from.
1 void tlp_f() {
2 int a, b, c, t;
3 // first cluster
4 a = foo();
5 b = bar();
6 c = bar()+b; // used somewhere else
7 // Second cluster
8 t = foo();
9 t = a;
10 a++;
11 //...
Listing A.3: Code with TLP.
1 void worker4() {
2 int a, b, c; // Private
3 a = foo();
4 MPI_Ssend(&a,4,MPI_BYTE,2,0,MPI_COM_WORLD);
5 b = bar();
6 c = bar()+b;
7 MPI_Ssend(&c,4,MPI_BYTE,3,1,MPI_COM_WORLD);
8 }
9 void worker8() {
10 int a, t; // Private
11 t = foo();
12 MPI_Recv(&a,4,MPI_BYTE,1,0,MPI_COM_WORLD);
13 t = a;
14 a++;
15 }
Listing A.4: Generated code for TLP.
A.1.2.3 Generation for DLP
For DLP, the entire loop is copied to a new function. The data flow information in the loop
header indicates which variables have to be communicated before and after the loop. As in
TLP, variables are privatized in the function. This is shown in the example in Listing A.5
and Listing A.6. Two new functions are created, one that spawns the threads and collects
the results and a function that is used to implement the copies of the for loop. In the
example, the loop is split into four copies.
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1 void dlp_f() {
2 int i; float A[400];
3 // ...
4
5 for (i = 0; i < 400; i++)
6 A[i] = foo();
7
8 //...
Listing A.5: Code with DLP.
1 void dlp_f_spawn() {
2 pthread_t parFor5;
3 int parFor5_params_1[3] = { 0, 100, 0 };
4 pthread_create(&parFor5, NULL, parLoop5, parFor5_params_1);
5 int parFor5_params_2[3] = { 100, 200, 0 };
6 pthread_create(&parFor5, NULL, parLoop5, parFor5_params_2);
7 //...
8 float A[400];
9
10 MPI_Ssend(&A[0], 400, MPI_BYTE, 0, 5, MPI_COMM_WORLD);
11 // ...
12 MPI_Ssend(&A[300], 400, MPI_BYTE, 3, 5, MPI_COMM_WORLD);
13 MPI_Recv(&A[0], 400, MPI_BYTE, 0, 5, MPI_COMM_WORLD,
14 MPI_STATUS_IGNORE);
15 // ...
16 MPI_Recv(&A[300], 400, MPI_BYTE, 3, 33, MPI_COMM_WORLD,
17 MPI_STATUS_IGNORE);
18 pthread_join(parFor5, NULL);
19 return 0;
20 }
21
22 void parLoop5(void *argument)
23 {
24 int MPI_thread_tag = 5;
25 int lowerLimit = ((int *)argument)[0];
26 int upperLimit = ((int *)argument)[1];
27 int commID = ((int *)argument)[2];
28
29 float A[400];
30 MPI_Recv(&A[lowerLimit], ((upperLimit − lowerLimit) * 4),
31 MPI_BYTE, commID, 5, MPI_COMM_WORLD, MPI_STATUS_IGNORE);
32 for (int i = 0; i < 400; i++)
33 if ((i >= lowerLimit) && (i < upperLimit)) {
34 A[i] = foo();
35 }
36 MPI_Ssend(&A[lowerLimit], ((upperLimit − lowerLimit) * 4),
37 MPI_BYTE, commID, 5, MPI_COMM_WORLD);
38 }
Listing A.6: Generated code for DLP.
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A.1.2.4 Generation for PLP
The generated code for PLP is similar to that of TLP and DLP, as can be seen from the
example in Listing A.7 and Listing A.8. In the example, the code generator exported a
two-stage configuration of the pipeline due to the load distribution in the loop (recall
Section 5.5.1). The code in Line 6 is mapped to the first stage, while the code in Lines 7–9
is mapped to the second stage.
1 #define N 400
2 void plp_f() {
3 int i;
4 float x = 0.0, y = 0.0, z = 0.0, a = 9.2;
5 for (i = 0; i < N; i++) {
6 x = foo();
7 y = bar(x / 2);
8 y = y + a;
9 z = z + bar_(y / 4);
10 }
11 return z;
12 }
Listing A.7: Code with PLP.
1 void pipe4Worker0(void *params)
2 {
3 float x; int i;
4 for (i = 0; i < N; i++) {
5 x = foo();
6 MPI_Ssend(&x, 4, MPI_BYTE, 1, 4, MPI_COMM_WORLD);
7 }
8 }
9 void pipe4Worker1(void *params)
10 {
11 float a, x, y, z; int i;
12
13 MPI_Recv(&z, 4, MPI_BYTE, 0, 4, MPI_COMM_WORLD, /*...*/);
14 MPI_Recv(&a, 4, MPI_BYTE, 0, 4, MPI_COMM_WORLD, /*...*/);
15 for (i = 0; i < N; i++) {
16 MPI_Recv(&x, 4, MPI_BYTE, 0, 4, MPI_COMM_WORLD, /*...*/);
17 y = bar(x / 2);
18 y = y + a;
19 z = z + bar_(y / 4);
20 }
21 MPI_Ssend(&z, 4, MPI_BYTE, 0, 104, MPI_COMM_WORLD);
22 }
Listing A.8: Generated code for PLP.
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A.1.3 Low-Pass Audio Filter
Simplified versions of the most important functions of the LP-AF application are shown
in Listing A.9–A.11. The dynamic call graph of the application is shown in Figure A.1. In
the figure, the profiling and cost information is directly annotated in the nodes and in the
edges of the graph. Note that the cost estimation is reported for two different processor
types, namely IRISC and LTVLIW. The pair of numbers on the edges represents how often
the function was called from a given call site and the line number from which the function
was called.
1 int main()
2 {
3 int t = 0, i = 0, rem = 0, len = 0, loop_cnt = 0;
4 short buffer[BLOCK_LEN − NET_LEN][2] = { 0 };
5 short src_data[BLOCK_LEN][2];
6 short flt_data[BLOCK_LEN][2];
7 FILE *in, *out;
8 char inname[150] = "input_xs.wav";
9 char outname[150] = "output_data_seq_c.wav";
10 wave_param_t *wave_param = (wave_param_t *) \
11 malloc(sizeof(wave_param_t));
12
13 // generate bit reverse index vector for fft
14 bitRevVec_10B();
15
16 // init the filter
17 init_filt();
18
19 in = fopen(inname, "r");
20 out = fopen(outname, "wb");
21 parse_file(in, wave_param);
22 write_header(out, wave_param);
23 len = wave_param−>data_length / 4;
24 rem = len % NET_LEN;
25 loop_cnt = (int)((len − rem) / NET_LEN);
26
27 for (t = 0; t < loop_cnt; t++) {
28 for (i = 0; i < NET_LEN; i++) {
29 src_data[i][0] = read_word(in);
30 src_data[i][1] = read_word(in);
31 }
32 // zero pad
33 for (i = NET_LEN; i < BLOCK_LEN; i++) {
34 src_data[i][0] = 0;
35 src_data[i][1] = 0;
36 }
37
38 complex freq_coef[BLOCK_LEN][2];
39 complex flt_sink[BLOCK_LEN][2];
40 fft_1024_dual(src_data, freq_coef);
41 low_pass(freq_coef, flt_sink);
42 ifft_1024_dual(flt_sink, flt_data);
43
44 // write first 30 samples with overlap buffer added
45 for (i = 0; i < (BLOCK_LEN − NET_LEN); i++) {
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Figure A.1: Dynamic call graph of the LP-AF application. a) Complete call graph.
b) Relevant portion of the call graph.
46 write_word(out, flt_data[i][0] + buffer[i][0]);
47 write_word(out, flt_data[i][1] + buffer[i][1]);
48 }
49 // write the next 964 samples unaltered
50 for (i = (BLOCK_LEN − NET_LEN); i < NET_LEN; i++) {
51 write_word(out, flt_data[i][0]);
52 write_word(out, flt_data[i][1]);
53 }
54
55 // store the last 30 samples into overlap add buffer
56 for (i = NET_LEN; i < BLOCK_LEN; i++) {
57 buffer[i − NET_LEN][0] = flt_data[i][0];
58 buffer[i − NET_LEN][1] = flt_data[i][1];
59 }
60 }
61 /* ... process remainder */
62 return 0;
63 }
Listing A.9: LP-AF Main Function
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1 void fft_1024_dual(const short time_coef[BLOCK_LEN][2],
2 complex freq_coef[BLOCK_LEN][2])
3 {
4 int n1, d1, k1, m1;
5 complex w1, wd1, t1, x1;
6 bitReverse_to_complx2(time_coef, freq_coef);
7 for (n1 = 1; n1 <= 10; n1++) {
8 d1 = d_fac[n1 − 1];
9 wd1 = twiddle_fac[n1 − 1];
10 for (k1 = 0; k1 < BLOCK_LEN; k1 += d1) {
11 w1.real = w_0.real;
12 w1.imag = w_0.imag;
13 for (m1 = 0; m1 < (d1 / 2); m1++) {
14 t1 = compMul(w1, freq_coef[m1 + k1 + (d1 / 2)][0]);
15 x1 = freq_coef[m1 + k1][0];
16 freq_coef[m1 + k1][0] = compAdd(x1, t1);
17 freq_coef[m1 + k1 + (d1 / 2)][0] = compSub(x1, t1);
18 w1 = compMul(w1, wd1);
19 }
20 }
21 }
22 for (n1 = 1; n1 <= 10; n1++) {
23 d1 = d_fac[n1 − 1];
24 wd1 = twiddle_fac[n1 − 1];
25 for (k1 = 0; k1 < BLOCK_LEN; k1 += d1) {
26 w1.real = w_0.real;
27 w1.imag = w_0.imag;
28 for (m1 = 0; m1 < (d1 / 2); m1++) {
29 t1 = compMul(w1, freq_coef[m1 + k1 + (d1 / 2)][1]);
30 x1 = freq_coef[m1 + k1][1];
31 freq_coef[m1 + k1][1] = compAdd(x1, t1);
32 freq_coef[m1 + k1 + (d1 / 2)][1] = compSub(x1, t1);
33 w1 = compMul(w1, wd1);
34 }
35 }
36 }
37 }
Listing A.10: LP-AF FFT
1 void low_pass(const complex src_sig[BLOCK_LEN][2],
2 complex sink_sig[BLOCK_LEN][2])
3 {
4 int i;
5 for (i = 0; i < BLOCK_LEN; i++) {
6 sink_sig[i][0] = compMul(src_sig[i][0], filt_coef_freq[i]);
7 sink_sig[i][1] = compMul(src_sig[i][1], filt_coef_freq[i]);
8 }
9 }
Listing A.11: LP-AF Filter
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A.2 Parallel Flow
A.2.1 Mapping Phase: Scheduler Parameters
Section 6.4.3 mentioned two main scheduler parameters that are computed in the parallel
flow, depending on the scheduling policy selected by the user. This section provides details
on how these parameters are computed.
A.2.1.1 Computing a Time Slot
The time slot duration plays an important role for the efficiency of time-slicing policies.
Small time slots allow applications to progress continuously, but incur in high context
switching overhead. Big time slots, in turn, reduce the context switch overhead, but may
introduce unnecessary blocking times.
There are no reported strategies to compute the time slot for a KPN application. In
this thesis, a simple heuristic is followed, which takes into account the average cost of a
context switch and the time between channel accesses in the process traces. For structured
processes, i.e., processes with time checkpoints, the processes iterations from Definition 6.3
are used. More precisely, for every process P a time slot tPslot is proposed by averaging the
maximum execution time of its iterations, or its segments if it is not structured, i.e.,
tPslot =


1
NPit
∑NPit
i=1
∑
S∈IPi
maxPT∈PT (ζ
PT
seg(S)) if N
P
it ≥ 1
1
|TP |
∑
S∈TP maxPT∈PT (ζ
PT
seg(S)) otherwise
(A.1)
The global time slot is then fixed by comparing the average time slot per process (t¯Pslot)
with a multiple of the average context switch costs (x¯PTcs ):
tslot = max(t¯
P
slot, kslot · x¯
PT
cs ) (A.2)
The constant kslot is a parameter in the flow, with a default value of 10. With this
arbitrary value, the context switch overhead is restricted to less than 10%. The rationale
behind the time slot computation in Equations A.1–A.2 is to avoid context switches before
potential channel writes, which usually accumulate at the end of iterations.
A.2.1.2 Process Importance
The importance of processes is modeled as a function φ : PA → R that associates a
number with every process. The higher the number, the more important it is. Several
implementations of this function are available in the flow as discussed in the following.
Topology based: The topology-based heuristic defines the importance as φtop(PA) =
−ld f s, where ld f s is the level in a depth-first search, with ld f s = 1 for all the source pro-
cesses. This policy is well suited for simple graphs, i.e., graphs with few feedback edges
or even acyclic. It induces a data-driven execution with less context switches. How-
ever, it can produce higher latency for internal nodes. The alternative implementation
φtop(PA) = ld f s induces a demand-driven execution. This simple heuristic is however not
suitable for graphs with very irregular computation patterns and several feedback edges.
This is the heuristic used in the case studies presented in Chapter 6.
174 Appendix A. Programming Flow Details
Output Rate: The output rate of a process measures the average amount of time that the
process requires to generate tokens to its outputs. For convenience, let ζ¯(TP
A
) denote the
average cost among all processor types, i.e., ζ¯(TP
A
) =
∑
PT∈PT ζ
PT
trace(T
PA)/|PT |. Given a
process with trace TP
A
, its importance is computed as:
φor(PA) = ζ¯(TP
A
)/
∑
CA∈CA :src(CA)=PA
|WEA
CA
|
Recall that WEA
CA
is the set with all read events to channel CA. The rationale behind
this measure is that a process that needs more time to produce its outputs should be
allowed more computation time.
Execution Weight: Similarly to the output rate, a process that needs more computation
should be allowed more computational resources. The execution weight of a process PAx
is defined as:
φew(PAx ) = ζ¯(T
PAx )/ max
PA∈PA
(ζ¯(TP
A
))
Weighted Output Rate: This heuristic is a combination of the two previous measures:
φwor(PA) = φew(PA) · φor(PA)
A.2.2 Mapping Phase: ICM Heuristics Details
Section 6.4.4.2 intuitively introduced the mapping heuristics used for implementing a de-
coupled process and channel mapping. This section formally defines how the heuristics
were implemented based on the application traces.
Let L be a list with all the processes of a KPN application, sorted according to their
importance (see Appendix A.2.1.2). The four process-only mapping heuristics for deter-
mining µp : PA → PE are defined as follows:
Computation Balancing: This heuristic traverses the list L and finds the processor
with the least current load for every process. The load of a PEj of type PT, λ(PEj),
is defined as the amount of computation already mapped to it. With MPEj the par-
tial mapping to processor PEj (see Definition 6.5), the current load can be computed as
λ(PEj) =
∑
PA∈M
PEj ζ
PT
trace(T
PA). The mapping is then defined by:
µcbp (P
A) = argmin
PEj∈PE
(λ(PEj))
In the ideal case of an application with much more processes than processors, in
which processes do not communicate, computation balancing would produce a speedup
close to the number of processors used. However, in the presence of communication,
balancing could introduce a high communication overhead, for example, by mapping two
communicating processes to processors which are interfaced over a slow interconnect.
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Affinity: This mapping strategy also traverses the list L and assigns the fastest processor
type to every process, i.e.,
µaffp (P
A) = PEuj
where u = argmin
PT∈PT
(ζPTtrace(T
PA)). In the presence of multiple instances of the same proces-
sor type, the index j represents the processor with the lowest load.
Simulated Mapping: This heuristic uses a dynamic schedule that assigns a segment
to the PE that provides the earliest finishing time (EFT in Section 2.2.1). If more than
one process is in the ready state, the processes are assigned in the order provided in the
list L. During this simulated mapping procedure, the probability of migrating a process
from one PE to another is diminished over time, so that in the end, processes settle in on
a PE. Let t
PEuj
free be the time after which PE
u
j is free at a given simulated instant, and let
R = {S
P1
i , . . . , S
Pk
l . . . } be the set of ready segments at that instant. The heuristic traverses
the ready set and assigns
µsimp (Pk) = PE
u
j
with PEuj = argmin
PEvm∈PE
(t
PEvm
free + ζ
v
seg(S
Pk
l )). If the selected PE differs from the processor the
process was mapped to, the process is migrated only if ǫ > t
PEvm
f ree /
∑
PA∈PA ζ¯(T
PA), where
ǫ is a random variable taken from a uniform distribution U(0, 1).
A.2.3 CPN Backend for OSIP
The backend is the final phase of the parallel flow shown in Figure 6.1. For the case
studies presented in this thesis, the CPN compiler was extended with a backend for an
OSIP-based MPSoC. This section explains the structure of the generated code.
As mentioned in Chapter 4, three different cores can be integrated in an OSIP-based
MPSoC: An ARM processor, a small IRISC controller and an LTVLIW processor. The
generated code is different for each of these processors, as explained in the following.
ARM Code: The ARM processor is used as host in an OSIP-based MPSoC. It is in charge
of the system setup, including OSIP configuration, channel initialization and task creation.
A simplified example of OSIP configuration code is shown in Listing A.12 for the structure
in Figure A.2. The code in Lines 2–7 tells OSIP about the available processors for this
application and their interrupt signal identifiers. In the example CLASS_1 represents the
VLIW class with two processors (ltvliw1, ltvliw2). The code in Lines 9–12 configures
two task queues with their corresponding scheduling policies and assigns them to the
processing classes. Finally, the code in Lines 14–17 shows how tasks are created. In the
example, Task1 is assigned to the queue attached to irisc0 with a priority of 1.
Code for IRISC: The code for an IRISC processor is fairly simple. It starts by retriev-
ing pointers to global channels initialized by ARM and then initializing local channels.
Whether a channel is local or global depends on the runtime configuration produced by
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Figure A.2: Sample OSIP configuration for code generation.
1 /* Platform (CLASS_0 = 0 (irisc0) CLASS_1 = 1 (ltvliws)) */
2 ProcClasses[CLASS_0].processing = 1;
3 ProcClasses[CLASS_0].InterID = pID0; //*pID0 = [0]
4 ProcClasses[CLASS_1].processing = 2;
5 ProcClasses[CLASS_1].InterID = pID1; //*pID1 = [1,2]
6 pParams−>numProcClass = 2;
7 pParams−>numProcResInstances = 3;
8 /*... Schedule configuration */
9 TaskQueues[CLASS_0].procClass = CLASS_0;
10 TaskQueues[CLASS_0].entryNodeAlgo = OSIPSchedPriority;
11 TaskQueues[CLASS_1].procClass = CLASS_1;
12 TaskQueues[CLASS_1].entryNodeAlgo = OSIPSchedFIFO;
13 /*... Task creation */
14 NewTaskParams.fpTask = (int (*)(void*))Task1;
15 NewTaskParams.Priority = 1;
16 NewTaskParams.EntryNodeRef = TaskQueueRefs[CLASS_0];
17 CreateTask(&NewTaskParams);
Listing A.12: OSIP configuration code
the mapping phase. The configuration also contains the size of the channels, so statically
allocated arrays are used by the code generator. After initialization, the IRISC goes idle,
awaiting OSIP interrupts. For the implementation of communication, the OSIP APIs are
used so that the wait and signal primitives are communicated to the OSIP processor.
Code for LTVLIW: The LTVLIW performs a similar initialization process as the IRISC.
However, after the initialization, the processor enters an infinite loop that constantly polls
the HW proxy for tasks. This difference is due to the lack of interrupt support in the
LTVLIW, as discussed in Section 4.2.3.1. Additionally, since Protothreads are used for
multi-tasking, the code generator changes all process variables to static variables. In this
way, the process context is maintained. The use of Protothreads also restricts the schedul-
ing policy to FIFO, since it does not support preemption.
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